Figure 15 : Read Cycle.

Figure 13 : Output Test Load.

Figure 14 : INTR Test Load.

For al l Outputs Except

for

DTAC K, D 0-D7

IN TR, XTAL2

Ω

Ω

DTAC K, D 0-D7

Ω

Ω

Not e : Waveform Measurement for all Inputs and Outputs ar e S peci fied at Logic Hi gh = 2. 0 Volt s, Logic Low = 0.8 Volts.

Note : XT AL2 Output T est Load is a Crystal .

MK68564

39/46