数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD813F1 数据表(PDF) 76 Page - STMicroelectronics

部件名 PSD813F1
功能描述  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD813F1 数据表(HTML) 76 Page - STMicroelectronics

Back Button PSD813F1 Datasheet HTML 72Page - STMicroelectronics PSD813F1 Datasheet HTML 73Page - STMicroelectronics PSD813F1 Datasheet HTML 74Page - STMicroelectronics PSD813F1 Datasheet HTML 75Page - STMicroelectronics PSD813F1 Datasheet HTML 76Page - STMicroelectronics PSD813F1 Datasheet HTML 77Page - STMicroelectronics PSD813F1 Datasheet HTML 78Page - STMicroelectronics PSD813F1 Datasheet HTML 79Page - STMicroelectronics PSD813F1 Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 120 page
background image
The
PSD813F1
Functional
Blocks
(cont.)
9.5.3 Reset and Power On Requirement
Power On Reset
Upon power up the PSD813F1 requires a reset pulse of tNLNH-PO (minimum 1ms) after
VCC is steady. During this time period the device loads internal configurations, clears some
of the registers and sets the Flash or EEPROM into operating mode. After the rising edge of
reset, the PSD813F1 remains in the reset state for an additional tOPR (minimum 120 ns)
nanoseconds before the first memory access is allowed.
The PSD813F1 Flash or EEPROM memory is reset to the read array mode upon power up.
The FSi and EESi select signals along with the write strobe signal must be in the false state
during power-up reset for maximum security of the data contents and to remove the possi-
bility of a byte being written on the first edge of a write strobe signal. The PSD
automatically prevents write strobes from reaching the EEPROM memory array for about
5 ms (tEEHWL). Any Flash memory write cycle initiation is prevented automatically when
VCC is below VLKO.
Warm Reset
Once the device is up and running, the device can be reset with a much shorter pulse of
tNLNH (minimum 150 ns). The same tOPR time is needed before the device is operational
after warm reset. Figure 32 shows the timing of the power on and warm reset.
PSD813F1-A
Preliminary
72
OPERATING LEVEL
POWER ON RESET
VCC
RESET
t NLNH–PO
t OPR
t NLNH
t OPR
WARM
RESET
Figure 32. Power On and Warm Reset Timing
I/O Pin, Register and PLD Status at Reset
Table 33 shows the I/O pin, register and PLD status during power on reset, warm reset and
power down mode. PLD outputs are always valid during warm reset, and they are valid in
power on reset once the internal PSD configuration bits are loaded. This loading of PSD is
completed typically long before the VCC ramps up to operating level. Once the PLD is
active, the state of the outputs are determined by the PSDabel equations.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com