数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD813F1 数据表(PDF) 39 Page - STMicroelectronics

部件名 PSD813F1
功能描述  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD813F1 数据表(HTML) 39 Page - STMicroelectronics

Back Button PSD813F1 Datasheet HTML 35Page - STMicroelectronics PSD813F1 Datasheet HTML 36Page - STMicroelectronics PSD813F1 Datasheet HTML 37Page - STMicroelectronics PSD813F1 Datasheet HTML 38Page - STMicroelectronics PSD813F1 Datasheet HTML 39Page - STMicroelectronics PSD813F1 Datasheet HTML 40Page - STMicroelectronics PSD813F1 Datasheet HTML 41Page - STMicroelectronics PSD813F1 Datasheet HTML 42Page - STMicroelectronics PSD813F1 Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 120 page
background image
Preliminary
PSD813F1-A
35
The
PSD813F1
Functional
Blocks
(cont.)
Each of the two PLDs has unique characteristics suited for its applications They are
described in the following sections.
9.2.1 Decode PLD (DPLD)
The DPLD, shown in Figure 12, is used for decoding the address for internal and external
components. The DPLD can generate the following decode signals:
8 sector selects for the main Flash memory (three product terms each)
4 sector selects for the EEPROM memory
(three product terms each)
1 internal SRAM select signal (two product terms)
1 internal CSIOP (PSD configuration register) select signal
1 JTAG select signal (enables JTAG on Port C)
2 internal peripheral select signals (peripheral I/O mode).
9.2.2 Complex PLD (CPLD)
The CPLD can be used to implement system logic functions, such as loadable counters
and shift registers, system mailboxes, handshaking protocols, state machines, and random
logic. The CPLD can also be used to generate 3 external chip selects, routed to Port D.
Although external chip selects can be produced by any Output Micro
⇔Cell, these three
external chip selects on Port D do not consume any Output Micro
⇔Cells.
As shown in Figure 11, the CPLD has the following blocks:
24 Input Micro
⇔Cells (IMCs)
16 Output Micro
⇔Cells (OMCs)
Micro
⇔Cell Allocator
Product Term Allocator
AND array capable of generating up to 137 product terms
Four I/O ports.
Each of the blocks are described in the subsections that follow.
The Input and Output Micro
⇔Cells are connected to the PSD813F1 internal data bus and
can be directly accessed by the microcontroller. This enables the MCU software to load
data into the Output Micro
⇔Cells or read data from both the Input and Output Micro⇔Cells.
This feature allows efficient implementation of system logic and eliminates the need to
connect the data bus to the AND logic array as required in most standard PLD macrocell
architectures.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com