| 数据搜索系统,热门电子元器件搜索 |
|
ADAQ8092BBCZ 数据表(PDF) 2 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAQ8092BBCZ 数据表(HTML) 2 Page - Analog Devices |
|
2 / 30 page ![]() Data Sheet ADAQ8092 TABLE OF CONTENTS analog.com Rev. 0 | 2 of 30 Features................................................................ 1 Applications........................................................... 1 General Description...............................................1 Functional Block Diagram......................................1 Specifications........................................................ 3 Timing Specifications......................................... 5 Absolute Maximum Ratings...................................9 Thermal Resistance........................................... 9 Electrostatic Discharge (ESD) Ratings...............9 ESD Caution.......................................................9 Pin Configurations and Function Descriptions.....10 Full Data-Rate CMOS Output Mode.................10 Double Data-Rate CMOS Output Mode........... 12 Double Data-Rate LVDS Output Mode.............14 Typical Performance Characteristics................... 16 Terminology......................................................... 19 Integral Nonlinearity (INL)................................ 19 Differential Nonlinearity (DNL)..........................19 Offset Error (OE).............................................. 19 Offset Error Drift............................................... 19 Gain Error.........................................................19 Dynamic Range................................................19 Spurious-Free Dynamic Range (SFDR)...........19 Intermodulation Distortion (IMD)...................... 19 Signal-to-Noise Ratio (SNR)............................ 19 Signal-to-Noise-and-Distortion Ratio (SINAD).......................................................... 19 Effective Number of Bits (ENOB)..................... 19 Common-Mode Rejection Ratio (CMRR)......... 19 Power Supply Rejection Ratio (PSRR)............ 19 Theory of Operation.............................................20 Circuit Information............................................ 20 Reference.........................................................20 Sense............................................................... 20 Analog Inputs................................................... 20 Low-Pass Filter.................................................20 Encode Input.................................................... 20 Clock Duty-Cycle Stabilizer.............................. 21 Output Modes...................................................21 Overflow Bit...................................................... 22 Phase Shifting the Output Clock...................... 22 Data Format..................................................... 22 Digital Output Randomizer............................... 22 Alternate Bit Polarity.........................................23 Digital Output Test Patterns..............................23 Output Disable..................................................23 Sleep Mode...................................................... 23 Nap Mode.........................................................23 Serial Programming Mode................................23 Parallel Programming Mode.............................24 Software Reset.................................................24 Power-Supply Decoupling................................ 24 Power-Up Sequencing..................................... 24 Serial Programming Mode Register Map............ 25 Register A0: Reset Register (Address 0x00)... 25 Register A1: Power-Down Register (Address 0x01)............................................... 25 Register A2: Timing Register (Address 0x02).. 25 Register A3: Output Mode Register (Address 0x03)............................................... 26 Register A4: Data Format Register (Address 0x04).............................................................. 26 Applications Information...................................... 28 Outline Dimensions............................................. 30 Ordering Guide.................................................30 Evaluation Boards............................................ 30 REVISION HISTORY 7/2022—Revision 0: Initial Version |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |