| 数据搜索系统,热门电子元器件搜索 |
|
ST10R167 数据表(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10R167 数据表(HTML) 10 Page - STMicroelectronics |
|
10 / 63 page ![]() ST10R167 10/63 III - FUNCTIONAL DESCRIPTION The architecture of the ST10R167 combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth inter- nal bus structure of the ST10R167. Figure 3 : Block diagram Port 6 Port 5 Port 3 BRG CPU-Core Internal RAM Watchdog Interrupt Controller 32 16 PEC 16 16 CAN Port 7 Port 8 BRG OSC. 2K Byte 16 16 16 ROMLESS XRAM XTAL1 XTAL2 CAN_RXD CAN_TXD External Memory 8 16 16 8 15 8 8 16 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |