ST62T28C datasheet(56/84 Pages) STMICROELECTRONICS

56 / 84 page

56/84

ST62T28C/E28C

4.6 SERIAL PERIPHERAL INTERFACE (SPI)

The on-chip SPI is an optimized serial synchro-

nous interface that supports a wide range of indus-

try standard SPI specifications. The on-chip SPI is

controlled by small and simple user software to

perform serial data exchange. The serial shift

clock can be implemented either by software (us-

ing the bit-set and bit-reset instructions), with the

on-chip Timer 1 by externally connecting the SPI

clock pin to the timer pin or by directly applying an

external clock to the Scl line.

The peripheral is composed by an 8-bit Data/shift

pin is the serial shift input and Sout is the serial

shift output. These two lines can be tied together

to implement two wires protocols (I C-bus, etc).

When data is serialized, the MSB is the first bit. Sin

has to be programmed as input. For serial output

operation Sout has to be programmed as open-

drain output.

The SCL, Sin and Sout SPI clock and data signals

are connected to 3 I/O lines on the same external

pins. With these 3 lines, the SPI can operate in the

following operating modes: Software SPI, S-BUS,

I C-bus and as a standard serial I/O (clock, data,

enable). An interrupt request can be generated af-

ter eight clock pulses. Figure 34 shows the SPI

block diagram.

The SCL line clocks, on the falling edge, the shift

slave mode, the SCL pin must be programmed as

input and an external clock must be supplied to

this pin to drive the SPI peripheral.

WARNING: In all cases, in both slave and master

mode, the SCL pin must always be configured as

input (Reset state).

In master mode, the SCL signal must be generat-

ed by software and output on another free I/O port

pin which must be connected externally to the SCL

input pin.

Figure 34. SPI Block Diagram

Set Res

CLK

RESET

4-Bit Counter

(Q4=High after Clock8)

Data Reg

Direction

I/O Port

8-Bit Data

Shift Register

Reset

Load

DOUT

Output

Enable

8-Bit Tristate Data I/O

RESET

I/O Port

DIN

D0..... ......... ......... .....D7

to Processor Data Bus

OPR Reg.

DIN

SCL

Sin

Sout

SPI Interrupt Disable Register

SPI Data Register

Data Reg

Direction

Data Reg

Direction

DOUT

Write

Read

Interrupt

VR01504

ST62T28C 数据表(PDF) 56 Page - STMicroelectronics

ST62T28C 数据表(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

ST62T28C 数据表(PDF) 56 Page - STMicroelectronics

ST62T28C 数据表(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载