数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST63140 数据表(PDF) 32 Page - STMicroelectronics

部件名 ST63140
功能描述  8-BIT HCMOS MCUs FOR TV FREQUENCY & VOLTAGE SYNTHESIS WITH OSD
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST63140 数据表(HTML) 32 Page - STMicroelectronics

Back Button ST63140 Datasheet HTML 28Page - STMicroelectronics ST63140 Datasheet HTML 29Page - STMicroelectronics ST63140 Datasheet HTML 30Page - STMicroelectronics ST63140 Datasheet HTML 31Page - STMicroelectronics ST63140 Datasheet HTML 32Page - STMicroelectronics ST63140 Datasheet HTML 33Page - STMicroelectronics ST63140 Datasheet HTML 34Page - STMicroelectronics ST63140 Datasheet HTML 35Page - STMicroelectronics ST63140 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 86 page
background image
TIMERS (Continued)
Timer Operating Modes
As
the external TIMER pin is not available on
ST631xx devices, the only allowed operating mode
is the output mode that have to be selected by set-
ting to 1 bit 4 and by clearing to 0 bit 5 in the TSCR1
register. This procedure will enable both Timer 1 and
Timer 2.
Output Mode (TSCR1 D4 = 1, TSCR1 D5 = 0). On
this mode the timer prescaler is clocked by the
prescaler clock input (OSC/12). The user can se-
lect the desired prescaler division ratio through the
PS2/PS1/PS0 bits. When TCR count reaches 0, it
sets the TMZ bit in the TSCR.
The TMZ bit can be tested under program control
to perform timer functions whenever it goes high.
Bit D4 and D5 on TSCR2 (Timer 2) register are not
implemented.
Timer Interrupt
When the counter register decrements to zero and
the software controlled ETI (enable timer interrupt)
bit is set to one then an interrupt request associ-
ated to interrupt vector #3 (for Timer 1) and to inter-
rupt vector #4 (for Timer 2) is generated. When the
counter decrements to zero also the TMZ bit in the
TSCR register is set to one.
Figure 29. Timer Working Principle
Notes :
TMZ is set when the counter reaches 00h ; how-
ever, it may be set by writing 00h in the TCR regis-
ter or setting the bit 7 of the TSCR register. TMZ
bit must be cleared by user software when servic-
ing the timer interrupt to avoid undesired interrupts
when leaving the interrupt service routine. After re-
set, the 8-bit counter register is loaded to FFh while
the 7-bit prescaler is loaded to 7Fh , and the TSCR
register is cleared which means that timer is
stopped (PSI=0) and timer interrupt disabled.
A write to the TCR register will predominate over
the 8-bit counter decrement to 00h function, i.e. if a
write and a TCR register decrement to 00h occur
simultaneously, the write will take precedence, and
the TMZ bit is not set until the 8-bit counter reaches
00h again. The values of the TCR and the PSC
registers can be read accurately at any time.
®
ST63140,142,126,156
28/82



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com