ST6367 datasheet(37/84 Pages) STMICROELECTRONICS

37 / 84 page

37/84

ST6365, ST6375, ST6385 ST6367, ST6377, ST6387

SERIAL PERIPHERAL INTERFACE (Cont’d)

4.3.2 S-BUS/I2C BUS Timing Diagrams

The clock of the S-BUS/I

2C BUS of the ST638x

SPI (single master only) has a fixed bus clock fre-

quency of 62.5KHz. All the devices connected to

the bus must be able to follow transfers with fre-

quencies up to 62.5KHz, either by being able to

transmit or receive at that speed or by applying the

clock synchronization procedure which will force

the master into a wait state and stretch low peri-

ods.

Figure 25. S-BUS Timing Diagram

VA00454

SCL

SEN (TRANSMIT)

SDA (TRANSMIT)

SDA pulled low by receiver

if acknowledged.

^ ^ ^

SDA pulled low by SPI Peripheral.

SDA (RECEIVE)

SEN (RECEIVE)

SEN (START)

SDA (START)

^ ^ ^

SDA pulled low by receiver

if acknowledged.

SEN (STOP)

SDA (STOP)

^ ^ ^

SDA pulled low by receiver if acknowledge. If in receive then there

will be no ACK. by the SPI.

SCL

ST6367 数据表(PDF) 37 Page - STMicroelectronics

ST6367 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

ST6367 数据表(PDF) 37 Page - STMicroelectronics

ST6367 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载