数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST70137 数据表(PDF) 12 Page - STMicroelectronics

部件名 ST70137
功能描述  UNICORNTM PCI & USB CONTROLLERLESS ADSL DMT TRANSCEIVER
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST70137 数据表(HTML) 12 Page - STMicroelectronics

Back Button ST70137 Datasheet HTML 8Page - STMicroelectronics ST70137 Datasheet HTML 9Page - STMicroelectronics ST70137 Datasheet HTML 10Page - STMicroelectronics ST70137 Datasheet HTML 11Page - STMicroelectronics ST70137 Datasheet HTML 12Page - STMicroelectronics ST70137 Datasheet HTML 13Page - STMicroelectronics ST70137 Datasheet HTML 14Page - STMicroelectronics ST70137 Datasheet HTML 15Page - STMicroelectronics ST70137 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 22 page
background image
ST70137
12/22
CLOCK & RESET INTERFACE
MCLK
I
I
-
35.328 MHz Master Input Clock.
RSTN
I
I
L
Asynchronous
Master
Input
Reset
(active
if
USB_PCI_SEL = ‘1’).
AFE INTERFACE
AFETXD[3:0]
O
L
-
AFE Transmit Data Nibbl e Bus
The signal changes are synchronized to the rising edge of
MCLK clock signal.
AFERXD[3:0]
I
I
-
AFE Receive Data Nibble Bus
The signal changes are synchronized to the rising edge of
MCLK clock signal.
CLWD
I
I
H
Start of word indication
This signal is the word clock used to enable shift of data.
It occurs on CTRLDOUT signal to indicate the first data of
the nibble sequence. The CLWD frequency is equal to
MCLK/4.
CTRLDOUT
O
H
L
Transmit Control Word Data to AFE
The data is shifted out from internal register on the rising
edge of MCLK during CLWD assertion.
AFESEL
I
I
-
Select ST-70136 [0] or ADSL_C [1].
AFERST
O
L
L
AFE Reset
This
signal
is
connected
to
the
internal
PCFW
(USB_PCIN_SEL
=
[0])
or
UCFW
registers
(USB_PCIN_SEL = [1]) if AFESEL = [0], or to the Sachem
GPOUT register if AFESEL = [1]. Not usable in USB
mode.
AFEWR / GPIO[ 5]
I/O
I
L/-
AFE Write control outp ut signal (AFESEL = 0), or Gen-
eral Purpose I/O pin. The selection is performed writing
the proper bit in the PCFW or UCFW (depending on sta-
tus of USB_PCIN_SEL pin) registers. At the power-on or
hardware reset the GPIO[5] function is selected.
CTRLDIN / GPIO[4]
I
I
L/-
Receive Control word data from AFE (AFESEL = 0), or
General Purpose I/O pin. The selection is performed writ-
ing the proper bit in the PCFW or UCFW (depending on
status of USB_PCIN_SEL pin) registers. At the power-on
or hardware reset the GPIO[4] function is selected ACTD I
I H Activation Tone Detect [1] (or Wake Up signal).
When PCI IF has been selected, the Low to High transi-
tion of ACTD asserts the PCI_PMEN signal (if this last
has been enabled) and generates an interrupt event.
When USB IF has been selected, the Low to High transi-
tion of ACTD de-asserts the SUSPEND signal and
re-enable the internal ST70137 activity.
SUSPEND
O
L
H
Suspend Mode Indication.
SUSPENDN
O
H
L
Suspend Mode Indication Negated.
PWDN
O
H
H
AFE Power Down.
LDPWDN
O
H
H
Line Driver Power Down [1].
Signal Name
Direction
Init Status
Polarity
Signal Description
PIN DESCRIPTION (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com