数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72E311 数据表(PDF) 25 Page - STMicroelectronics

部件名 ST72E311
功能描述  8-BIT MCU WITH 8 TO 16K OTP/EPROM, 384 TO 512 BYTES RAM, ADC, WDG, SCI, SPI AND 2 TIMERS
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72E311 数据表(HTML) 25 Page - STMicroelectronics

Back Button ST72E311 Datasheet HTML 21Page - STMicroelectronics ST72E311 Datasheet HTML 22Page - STMicroelectronics ST72E311 Datasheet HTML 23Page - STMicroelectronics ST72E311 Datasheet HTML 24Page - STMicroelectronics ST72E311 Datasheet HTML 25Page - STMicroelectronics ST72E311 Datasheet HTML 26Page - STMicroelectronics ST72E311 Datasheet HTML 27Page - STMicroelectronics ST72E311 Datasheet HTML 28Page - STMicroelectronics ST72E311 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 100 page
background image
25/100
ST72E311 ST72T311
3.5 MISCELLANEOUS REGISTER
The Miscellaneous register allows to select the
SLOW operating mode, the polarity of external in-
terrupt requests and to output the internal clock.
Register Address: 0020h
Read/ Write
Reset Value: 0000 0000 (00h)
Bit 7:6 = PEI[3:2]
External Interrupt EI3 and EI2
Polarity Options.
These bits are set and cleared by software. They
determine which event on EI2 and EI3 causes the
external interrupt according to Table 7.
Table 7. EI2 and EI3 External Interrupt Polarity
Options
Note: Any modification of one of these two bits re-
sets the interrupt request related to this interrupt
vector.
Bit 5 = MCO
Main Clock Out
This bit is set and cleared by software. When set, it
enables the output of the Internal Clock on the
PPF0 I/O port.
0 - PF0 is a general purpose I/O port.
1 - MCO alternate function (fCPU is output on PF0
pin).
Bit 4:3 = PEI[1:0]
External Interrupt EI1 and EI0
Polarity Options.
These bits are set and cleared by software. They
determine which event on EI0 and EI1 causes the
external interrupt according to Table 8.
Table 8. EI0 and EI1 External Interrupt Polarity
Options
Note: Any modification of one of these two bits re-
sets the interrupt request related to this interrupt
vector.
Bit 2:1 = PSM[1:0]
Prescaler for Slow Mode
These bits are set and cleared by soft-
ware. They determine the CPU clock
when the SMS bit is set according to the
following table.
Table 9. fCPU Value in Slow Mode
Bit 0 = SMS
Slow Mode Select
This bit is set and cleared by software.
0: Normal Mode - fCPU =fOSC/2
(Reset state)
1: Slow Mode - the fCPU value is determined by the
PSM[1:0] bits.
70
PEI3 PEI2 MCO PEI1 PEI0
PSM1
PSM0 SMS
MODE
PEI3
PEI2
Falling edge and low level
(Reset state)
00
Falling edge only
1
0
Rising edge only
0
1
Rising and falling edge
1
1
MODE
PEI1
PEI0
Falling edge and low level
(Reset state)
00
Falling edge only
1
0
Rising edge only
0
1
Rising and falling edge
1
1
fCPU Value
PSM1
PSM0
fOSC /4
0
0
fOSC /16
0
1
fOSC /8
1
0
fOSC /32
1
1
25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com