ST7LITE0 datasheet(41/122 Pages) STMICROELECTRONICS

41 / 122 page

ST7LITE0, ST7SUPERLITE

41/122

10 I/O PORTS

10.1 INTRODUCTION

The I/O ports offer different functional modes:

– transfer of data through digital inputs and outputs

and for specific pins:

– external interrupt generation

– alternate signal input/output for the on-chip pe-

ripherals.

An I/O port contains up to 8 pins. Each pin can be

programmed independently as digital input (with or

without interrupt generation) or digital output.

10.2 FUNCTIONAL DESCRIPTION

Each port has 2 main registers:

– Data Register (DR)

– Data Direction Register (DDR)

and one optional register:

– Option Register (OR)

Each I/O pin may be programmed using the corre-

sponding register bits in the DDR and OR regis-

ters: bit X corresponding to pin X of the port. The

same correspondence is used for the DR register.

The following description takes into account the

OR register, (for specific ports which do not pro-

vide this register refer to the I/O Port Implementa-

tion section). The generic I/O block diagram is

shown in Figure 28

10.2.1 Input Modes

The input configuration is selected by clearing the

corresponding DDR register bit.

In this case, reading the DR register returns the

digital value applied to the external I/O pin.

Different input modes can be selected by software

through the OR register.

Note: Writing the DR register modifies the latch

value but does not affect the pin status.

External interrupt function

When an I/O is configured as Input with Interrupt,

an event on this I/O can generate an external inter-

rupt request to the CPU.

Each pin can independently generate an interrupt

request. The interrupt sensitivity is independently

programmable using the sensitivity bits in the

EICR register.

Each external interrupt vector is linked to a dedi-

cated group of I/O port pins (see pinout description

and interrupt section). If several input pins are se-

lected simultaneously as interrupt source, these

are logically ANDed. For this reason if one of the

interrupt pins is tied low, it masks the other ones.

The external interrupts are hardware interrupts,

which means that the request latch (not accessible

directly by the application) is automatically cleared

when

the

corresponding

interrupt

vector

fetched. To clear an unwanted pending interrupt

by software, the sensitivity bits in the EICR register

must be modified.

10.2.2 Output Modes

The output configuration is selected by setting the

corresponding DDR register bit. In this case, writ-

ing the DR register applies this digital value to the

I/O pin through the latch. Then reading the DR reg-

ister returns the previously stored value.

Two different output modes can be selected by

software through the OR register: Output push-pull

and open-drain.

DR register value and output pin status:

Note: When switching from input to output mode,

the DR register has to be written first to drive the

correct level on the pin as soon as the port is con-

figured as an output.

10.2.3 Alternate Functions

When an on-chip peripheral is configured to use a

pin, the alternate function is automatically select-

ed. This alternate function takes priority over the

standard I/O programming under the following

conditions:

– When the signal is coming from an on-chip pe-

ripheral, the I/O pin is automatically configured in

output mode (push-pull or open drain according

to the peripheral).

– When the signal is going to an on-chip peripher-

al, the I/O pin must be configured in floating input

mode. In this case, the pin state is also digitally

readable by addressing the DR register.

Notes:

– Input pull-up configuration can cause unexpect-

ed value at the input of the alternate peripheral

input.

– When an on-chip peripheral use a pin as input

and output, this pin has to be configured in input

floating mode.

Push-pull

Open-drain

0VSS

Vss

1VDD

Floating

ST7LITE0 数据表(PDF) 41 Page - STMicroelectronics

ST7LITE0 数据表(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载