数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA015 数据表(PDF) 31 Page - STMicroelectronics

部件名 STA015
功能描述  MPEG 2.5 LAYER III AUDIO DECODER WITH ADPCM CAPABILITY
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA015 数据表(HTML) 31 Page - STMicroelectronics

Back Button STA015 Datasheet HTML 27Page - STMicroelectronics STA015 Datasheet HTML 28Page - STMicroelectronics STA015 Datasheet HTML 29Page - STMicroelectronics STA015 Datasheet HTML 30Page - STMicroelectronics STA015 Datasheet HTML 31Page - STMicroelectronics STA015 Datasheet HTML 32Page - STMicroelectronics STA015 Datasheet HTML 33Page - STMicroelectronics STA015 Datasheet HTML 34Page - STMicroelectronics STA015 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 44 page
background image
ANCILLARY DATA BUFFER
Address: 0x7E - 0xB5 (126 - 181)
Type: RO
Software Reset: 0x00
Hardware Reset: 0x00
STA015 can extract max 56 bytes/MPEG frame.
To know the number of A.D. bits available every
MPEG frame, the ANCCOUNT_L and ANC-
COUNT_H registers (0x41 and 0x42) have to be
read.
The buffer dimension is 5 bytes, written by
STA015 core in sequential order. So the whole
set of ancillary data may be accessed in one
shot. The timing information to read the buffer
can be obtained by reading the FRAME_CNT
registers (0x67 - 0x69).
ISR
Address: 0xB6 (182)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
XX
XXXXX
0
1
X = don’t care;
0 = no ancillary data
1 = Ancillary Data Available
The ISR is used by the microcontroller to under-
stand when a new ancillary data block is avail-
able.
ADPCM_CONFIG
Address: 0xB8 (184)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
X
X
X
X
AA1 AA0 ASM_EN AFM_EN
This register controls ADPCM engine and how
data must be compressed.
AFM_EN
ADPCM Frame Mode Enable
0 =
no frames (raw formed)
1 =
select the framed output formate for
ADPCM encoded data
ASM_EN: ADPCM Stereo Mode Enable
0 =
Disable stereo mode
1 =
Enable stereo mode
AA0,AA1:
ADPCM Algorithm selection
The ADPCM encoding/decoding algorithm
can be selected according to the following
table:
AA1
AA0
0
0
DVI algorithm
0
1
G723-24 algorithm (24kbp/s)
1
0
G721 algorithm (32kbp/s)
1
1
G723-40 algorithm (40kbp/s)
GPSO_ENABLE
Address: 0xB9 (185)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
XXXXXXX
GEN
This register enable/disable the GPSO interface.
Setting the GEN bit will enable the serial interface
for ADPCM data retrieving. Reset GEN bit to dis-
able GPSO interface.
STA015-STA015B-STA015T
31/44



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com