SERIAL AUDIO PORTS SLAVE MODE

t

h1

t

su1

t

su2

t

h2

SCLK

(Input)

LRCLK

(Input)

SDIN

T0026-03

t

(edge)

HARDWARE SELECT PINS

t

su

FORMATx,

CONFIG_x,

GAIN_x,

RESET

TAS5701

Serial audio ports slave mode over recommended operating conditions (unless otherwise noted)

TEST

PARAMETER

MIN

TYP

MAX

UNIT

CONDITIONS

1.024

12.288

MHz

Setup time, LRCLK to SCLK rising edge

10

ns

Hold time, LRCLK from SCLK rising edge

10

ns

Setup time, SDIN to SCLK rising edge

10

ns

Hold time, SDIN from SCLK rising edge

10

ns

LRCLK frequency

32

48

192

kHz

SCLK duty cycle

40%

50%

60%

LRCLK duty cycle

40%

50%

60%

SCLK

SCLK rising edges between LRCLK rising edges

32

64

edges

SCLK

LRCLK clock edge with respect to the falling edge of SCLK

–1/4

1/4

period

Figure 2. Slave Mode Serial Data Interface Timing

over recommended operating conditions (unless otherwise noted)

PARAMETER

MIN

TYP

MAX

UNIT

Setup time, FORMATx, CONFIG_x, GAIN_x to RESET rising edge

100

µs

Figure 3. Mode Pins Setup Time

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Link(s): TAS5701