| 数据搜索系统,热门电子元器件搜索 |
|
STE100 数据表(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE100 数据表(HTML) 12 Page - STMicroelectronics |
|
12 / 66 page ![]() STE10/100 12/66 0 IOSI Memory Space Indicator. 1: means that the configuration registers map into I/O space. 0RO CR11(offset = 2ch), SID - Subsystem ID. 31~16 SID Subsystem ID. This value is loaded from EEPROM as a result of power-on or hardware reset. From EEPROM RO 15~ 0 SVID Subsystem Vendor ID. This value is loaded from EEPROM as a result power-on or hardware reset. From EEPROM RO CR12(offset = 30h), BRBA - Boot ROM Base Address. This register should be initialized before accessing the boot ROM space. 31~10 BRBA Boot ROM Base Address. This value indicates the address mapping of the boot ROM field as well as defining the boot ROM size. The values of bit 16~10 are set to 0 indicating that the STE10/100 supports up to 128kB of boot ROM. X: b31~17 0: b16~10 R/W RO 9 ~ 1 --- reserved RO R/W R/ W 0 BRE Boot ROM Enable. The STE10/100 will only enable its boot ROM access if both the memory space access bit (bit 1 of CR1) and this bit are set to 1. 1: enable Boot ROM. (if bit 1 of CR1 is also set) 0 R/W CR13(offset = 34h), CP - Capabilities Pointer. 31~8 --- reserved 7~0 CP Capabilities Pointer. C0H RO CR15(offset = 3ch), CI - Configuration Interrupt 31~24 ML Max_Lat register. This value indicates how often the STE10/ 100 needs to access to the PCI bus in units of 250ns. This value is loaded from serial EEPROM as a result of power-on or hardware reset. From EEPROM RO 23~16 MG Min_Gnt register. This value indicates how long the STE10/ 100 needs to retain the PCI bus ownership whenever it initiates a transaction, in units of 250ns. This value is loaded from serial EEPROM as a result power-on or hardware reset. From EEPROM RO 15~ 8 IP Interrupt Pin. This value indicates one of four interrupt request pins to which the STE10/100 is connected. 01h: means the STE10/100 always connects to INTA# 01h RO 7 ~ 0 IL Interrupt Line. This value indicates the system interrupt request lines to which the INTA# of STE10/100 is routed. The BIOS will fill this field when it initializes and configures the system. The STE10/100 driver can use this value to determine priority and vector information. 0 R/W CR16(offset = 40h), DS - Driver Space for special purpose. 31~16 --- reserved Table 4. Configuration Registers Descriptions Bit # Name Descriptions Default Val RW Type |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |