数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE100 数据表(PDF) 22 Page - STMicroelectronics

部件名 STE100
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE100 数据表(HTML) 22 Page - STMicroelectronics

Back Button STE100 Datasheet HTML 18Page - STMicroelectronics STE100 Datasheet HTML 19Page - STMicroelectronics STE100 Datasheet HTML 20Page - STMicroelectronics STE100 Datasheet HTML 21Page - STMicroelectronics STE100 Datasheet HTML 22Page - STMicroelectronics STE100 Datasheet HTML 23Page - STMicroelectronics STE100 Datasheet HTML 24Page - STMicroelectronics STE100 Datasheet HTML 25Page - STMicroelectronics STE100 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 66 page
background image
STE10/100
22/66
31~17
---
Reserved
16
LPCO
Lost Packet Counter Overflow
1: when lost packet counter overflow occurs. Cleared after
read.
0
RO/LH
15~0
LPC
Lost Packet Counter
The counter is incremented whenever a packet is discarded as
a result of no host receive descriptors being available. Cleared
after read.
0
RO/LH
CSR9(offset = 48h), SPR - Serial port register
31~15
---
Reserved
14
SRC
Serial EEPROM Read Control
When set, enables read access from EEPROM, when SRS
(CSR9 bit 11) is also set.
0
R/W
13
SWC
Serial EEPROM Write Control
When set, enables write access to EEPROM, when SRS
(CSR9 bit 11) is also set.
0
R/W
12
---
Reserved
11
SRS
Serial EEPROM Select
When set, enables access to the serial EEPROM (see
description of CSR9 bit 14 and CSR9 bit 13)
0
R/W
10~4
---
Reserved
3
SDO
Serial EEPROM data out
This bit serially shifts data from the EEPROM to the STE10/
100.
1RO
2
SDI
Serial EEPROM data in
This bit serially shifts data from the STE10/100 to the
EEPROM.
1
R/W
1
SCLK
Serial EEPROM clock
High/Low this bit to provide the clock signal for EEPROM.
1
R/W
0
SCS
Serial EEPROM chip select
1: selects the serial EEPROM chip.
1
R/W
CSR11(offset = 58h), TMR -General-purpose Timer
31~17
---
Reserved
16
COM
Continuous Operation Mode
1: sets the general-purpose timer in continuous operating
mode.
0
R/W
15~0
GTV
General-purpose Timer Value
Sets the counter value. This is a count-down counter with a
cycle time of 204us.
0
R/W
CSR13(offset = 68h), WCSR –Wake-up Control/Status Register
31
---
Reserved
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com