STE2002DIE2 datasheet(43/51 Pages) STMICROELECTRONICS

43 / 51 page

43/51

STE2002

Figure 52. Serial interface Timing

Notes: 1.

2. All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to VIL and VIH with

an input voltage swing of VSS to VDD

3. Cb is the capacitive load for each bus line.

4. For bus line loads Cb between 100 and 400pF the timing parameters must be linearly interpolated

5. CVLCD is the filtering Capacitor on VLCDOUT

6. Trise and Tfall (30%-70%) = 10 ns

ELECTRICAL CHARACTERISTICS (continued)

AC OPERATION

(VDD1 = 1.7 to 3.6V; VDD2 = 1.75 to 4.2V; Vss1,2 = 0V; VLCD = 4.5 to 11V; Tamb =-40 to 85°C; unless otherwise specified)

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit

SERIAL INTERFACE

TCYC

Clock Cycle SCLK

VDD1 = 1.7V; Write; note 2, 6

150

TPWH1

SCLK pulse width HIGH

TPWL1

SCLK Pulse width LOW

TS2

SCE setup time

TH2

SCE hold time

TPWH2

SCE minimum high time

TS3

SD/C setup time

TH3

SD/C hold time

TS4

SDIN setup time

TH4

SDIN hold time

TS5

SOUT Access Time

100

TH5

SOUT Disable Time vs. SCLK

100

TH6

SOUT Disable Time vs. SCE

100

D/C

tS2

tS3

tS4

tH2

tPWH2

SDIN

SCLK

tH3

tH4

tPWL1

tWH1

tS2

tCYC

SOUT

tS5

tH5

tH6

LR0001

fra m e

osc

960

----------

STE2002DIE2 数据表(PDF) 43 Page - STMicroelectronics

STE2002DIE2 数据表(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载