STLC5412P datasheet(51/74 Pages) STMICROELECTRONICS

51 / 74 page

MWPS Micro Wire Port Select register (Signifi-

cant in microwire mode only).

(write only)

Default value: Mode A (5410 compatible)

– Writting FFH value select the mode B to ex-

change data onto CI & CO

– Writing 00H value select the mode A (See Mi-

crowire control interface paragraph for more

details Mode A, Mode B).

Note: Soft Reset has no effect on the select

mode.

BAUD DELAY Register (DBAUD)

After reset: 00H

DBAUD7 DBAUD6 DBAUD5 DBAUD4 DBAUD3 DBAUD2 DBAUD1 DBAUD0

8 bits read-only register that provides the round

trip bauds delay (12.5usec step). It is significant in

LT mode only. The register is split in two sections:

DBAUD4..DBAUD0: 5 bits counter of bauds delay

between SFSx and SFSr rising edges (total digi-

tal delay: tdd).

DBAUD7..DBAUD5: 3 bits to store the internal

elastic memory (FIFO) state. The table A shows

the coding of the 3-stages elastic memory (elas-

tic digital delay: edd).

Table A.

FIFO state

baud delay (edd)

000

-1

010

-2

110

-2: 2 bauds have to be subtracted from bauds

counter value (DBAUD4..DBAUD0)

-1: 1 baud has to be subtracted to bauds counter

value (DBAUD4..DBAUD0)

0: no correction

All other FIFO states are used during activation

procedure. Once PLL2 is frozen you can be only

in one of the 3 states in table A.

TX RX Clocks Different Register (DTXRX)

After reset: 00H

43210

8bits read-only register that provides the phase

difference between transmit clock and receive re-

covered clock by PLL2 in steps of 65.1 nsec.

(clock elastic delay: ced). The register is signifi-

cant in LT mode only.

STLC5412

51/74

STLC5412P 数据表(PDF) 51 Page - STMicroelectronics

STLC5412P 数据表(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载