PM6675AS datasheet(20/48 Pages) STMICROELECTRONICS

20 / 48 page

Device description

PM6675AS

20/48

Figure 25.

Circuitry for output ripple compensation

The additional capacitor is used to reduce the voltage on the COMP pin when higher than

300 mVpp and is unnecessary for most of applications. The transconductance amplifier

(gm) generates a current, proportional to the DC error, used to charge the CINT capacitor.

The voltage across the CINT capacitor feeds the negative input of the PWM comparator,

forcing the loop to compensate the total static error. An internal voltage clamp forces the

COMP pin voltage range to ±150 mV respect to VREF. This is useful to avoid or smooth

output voltage overshoot during a load transient. When the Pulse-Skip Mode is entered, the

clamping range is automatically reduced to 60 mV in order to enhance the recovering

capability. In case the ripple amplitude is larger than 150 mV, an additional capacitor CFILT

can be connected between the COMP pin and ground to reduce ripple amplitude, otherwise

the integrator will operate out of its linearity range. This capacitor is unnecessary for most of

applications and can be omitted.

The design of the external feedback network depends on the output voltage ripple. If the

ripple is higher than approximately 20 mV, the correct CINT capacitor is usually enough to

keep the loop stable. The stability of the system depends firstly on the output capacitor zero

frequency.

The following condition must be satisfied:

Equation 6

RFFbb11

RFFbb22

Vrr

arra

atto

orr

CIINNTT

RIINNTT

CFFIILLTT

COOUUTT

COMP PIN

VOLTAGE

OUTPUT

VOLTAGE

I=gm(V1-Vr)

V11

∆V

VCCIINNTT

ESR

out

Zout

PM6675AS 数据表(PDF) 20 Page - STMicroelectronics

PM6675AS 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载