STA309A datasheet(27/67 Pages) STMICROELECTRONICS

27 / 67 page

STA309A

Registers

27/67

7.2.4

Configuration register D (0x03)

The DDX power output mode selects how the DDX output timing is configured. Different

power devices use different output modes. The STA50x recommended use is OM = 10.

64 * fs

0000

I2S data

0001

Left-justified data

0010

Right-justified 24-bit data

0011

Right-justified 20-bit data

0100

Right-justified 18-bit data

0101

Right-justified 16-bit data

Table 20.

SAO serial clock (continued)

BICKI = BICKO

SAO[3:0]

Interface data format

MPC

CSZ4

CSZ3

CSZ2

CSZ1

CSZ0

OM1

OM0

001

Table 21.

OM bits

Bit

RST

Name

Description

0RW

OM0

DDX power output mode: selects configuration of

DDX output.

1RW

OM1

Table 22.

Output stage mode

OM[1,0]

Output stage - mode

STA50x/STA51xB - drop compensation

Discrete output stage - tapered compensation

STA50x/STA51xB - full power mode

Variable drop compensation (CSZn bits)

Table 23.

CSZ bits

Bit

RST

Name

Description

2RW

CSZ0

Contra size register: when OM[1,0] = 11, this register

determines the size of the DDX compensating pulse

from 0 clock ticks to 31 clock periods.

3RW

CSZ1

4RW

CSZ2

5RW

CSZ3

6RW

CSZ4

STA309A 数据表(PDF) 27 Page - STMicroelectronics

STA309A 数据表(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载