数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA309A 数据表(PDF) 33 Page - STMicroelectronics

部件名 STA309A
功能描述  Multi-channel digital audio processor with DDX
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA309A 数据表(HTML) 33 Page - STMicroelectronics

Back Button STA309A Datasheet HTML 29Page - STMicroelectronics STA309A Datasheet HTML 30Page - STMicroelectronics STA309A Datasheet HTML 31Page - STMicroelectronics STA309A Datasheet HTML 32Page - STMicroelectronics STA309A Datasheet HTML 33Page - STMicroelectronics STA309A Datasheet HTML 34Page - STMicroelectronics STA309A Datasheet HTML 35Page - STMicroelectronics STA309A Datasheet HTML 36Page - STMicroelectronics STA309A Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 67 page
background image
STA309A
Registers
33/67
Setting the ZDE bit enables the zero-detect automatic mute. The zero-detect circuit looks at
the input data to each processing channel after the channel-mapping block. If any channel
receives 2048 consecutive zero value samples (regardless of fs) then that individual
channel is muted if this function is enabled.
Setting the IDE bit enables this function, which looks at the input I2S data and will
automatically mute if the signals are perceived as invalid.
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
Actively prevents double trigger of LRCLK.
When active will issue a device power down signal (EAPD) on clock loss detection
7.2.9
Configuration register I (0x08)
This feature utilizes an ADC on SDI78 that provides power supply ripple information for
correction. Registers PSC1, PSC2, PSC3 are utilized in this mode.
Table 43.
IDE bit
Bit
RW
RST
Name
Description
4RW
1
IDE
Invalid input detect mute enable:
1: enable the automatic invalid input detect mute
Table 44.
BCLE bit
Bit
RW
RST
Name
Description
5
RW
1
BCLE
Binary output mode clock loss detection enable
Table 45.
LDTE bit
Bit
RW
RST
Name
Description
6
RW
1
LDTE
LRCLK double trigger protection enable
Table 46.
ECLE bit
Bit
RW
RST
Name
Description
7
RW
0
ECLE
Auto EAPD on clock loss
D7
D6
D5
D4
D3
D2
D1
D0
EAPD
PSCE
0
0
Table 47.
PSCE bit
Bit
RW
RST
Name
Description
0
RW
0
PSCE
Power supply ripple correction enable:
0: normal operation
1: PSCorrect operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com