ADE3800 datasheet(136/138 Pages) STMICROELECTRONICS

136 / 138 page

Glossary

ADE3800

136/138

Glossary

AFE

Analog Front End, this includes the ADC and SOG circuitries

Bare Panel

see Smart Panel

bpp

bit per pixels (OSD Font: 4bpp = 16 color characters)

DFT

design For Test block to output certain internal signals (otherwise not available)

in_enab

in_henab & in_venab = Input active area signal*

in_henab

input horizontal active pixel signal*

in_venab

input vertical active line signal*

LVDS

low voltage differential signaling video interface to LCD panel

out_enab

out_henab & out_venab = Output panel active area signal*

out_henab

output panel horizontal active pixel signal*

out_venab

output panel vertical active line signal*

ppc

pixels per clock (2 ppc = dual wide panel bus interface)

PVT

parameters that depend on Process (chip), Voltage (power) and Temperature

(board)

RSDS

reduced swing differential signaling video interface to LCD panel

SIP Panel

see Smart Panel

Smart Panel

panel without built-in TCON using TTL or RSDS input video interface, additional

timing signals must be provided for proper operation.

SOG

sync on Green type signal

sRGB

standard RGB, color matching between display and real life

SRTD

Set-Reset-Toggle-Delay programmable gate in TCON

Standard Panel panel with built-in TCON using LVDS or TTL input video interface

TCON

timing controller function

TMDS

transition minimized differential signaling video interface from DVI digital video

input

* All enab type signals are active high

ADE3800 数据表(PDF) 136 Page - STMicroelectronics

ADE3800 数据表(HTML) 136 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载