数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3800XT 数据表(PDF) 18 Page - STMicroelectronics

部件名 ADE3800XT
功能描述  Analog LCD Display Engine for XGA and SXGA Resolutions with Embedded LVDS and RSDS Transmitters
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3800XT 数据表(HTML) 18 Page - STMicroelectronics

Back Button ADE3800XT Datasheet HTML 14Page - STMicroelectronics ADE3800XT Datasheet HTML 15Page - STMicroelectronics ADE3800XT Datasheet HTML 16Page - STMicroelectronics ADE3800XT Datasheet HTML 17Page - STMicroelectronics ADE3800XT Datasheet HTML 18Page - STMicroelectronics ADE3800XT Datasheet HTML 19Page - STMicroelectronics ADE3800XT Datasheet HTML 20Page - STMicroelectronics ADE3800XT Datasheet HTML 21Page - STMicroelectronics ADE3800XT Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 138 page
background image
Register Description by Block
ADE3800
18/138
4
Register Description by Block
4.1
Global Control (GLBL)
The Global Control block is responsible for:
Selecting clock sources
Power control
I²C control
Block by block synchronous reset generation.
The global control block runs in the crystal clock (XCLK) domain, which is required to be active for
programming. In general for all ADE3800 blocks, I²C register access operates in the XCLK domain;
exceptions are the internal RAMS which require the appropriate clock domain to be active (e.g.
dotclk for OSD RAMs), refer to Table 44.
Table 9: Global Control Registers (Sheet 1 of 3)
Register Name
Addr
Mode
Bits
Rst
Description
GLBL_REV_ID
0000
R
[7:0]
0x83
REV_ID: Chip Revision ID
GLBL_CLK_SRC_SEL_0
0001
R/W
[6:4]
00
DOTCLK_SRC_SEL: DOTCLK source select
0: Crystal Clock
1: XCLK pin (test only)
2: FM freq synth half speed (1 ppc) a
3: FM freq synth full speed (2 ppc) 1
4: SCLK frequency synthesizer
5-7: Reserved
[2:0]
INCLK_SRC_SEL: input clock source select
0: Crystal Clock
1: XCLK pin (test only)
2: LLPLL phase controlled SRC (normal)
3: LLPLL fixed phase clock (test only)
4: LLPLL control clock (test only)
5-7: Reserved
GLBL_CLK_SRC_SEL_1
0002
R/W
[6:4]
00
OUTCLK_SRC_SEL: panel output clock source select
0: Crystal Clock
1: XCLK pin (test only)
2: FM freq synth half speed (1 ppc) b
3: FM freq synth full speed (2 ppc) 1
4: SCLK frequency synthesizer
5-7: Reserved
[2:0]
SCLK_SRC_SEL: scaler clock source select
0: crystal clock
1: XCLK pin (test only)
2: FM freq synth half speed
3: FM freq synth full speed
4: Fixed freq synth (normal)
5: LVDS pll output (test only)
6: LVDS pll input (test only)
7: Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com