| 数据搜索系统,热门电子元器件搜索 |
|
ADE3800XT 数据表(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ADE3800XT 数据表(HTML) 42 Page - STMicroelectronics |
|
42 / 138 page ![]() Register Description by Block ADE3800 42/138 SMEAS_STATUS_MASK2 0135 R/W [1] 00 Enable mute function to respond to SMEAS_STATUS_RANGE2[1]. R/W [0] Enable mute function to respond to SMEAS_STATUS_RANGE2[0]. SMEAS_ACT_POLLING 013F R [0] 00 Activity detection polling bit. Toggles when new results are ready in free-run. Undefined in one-shot mode. SMEAS_ANA_ACT 0140 R [7] 00 SOG2 is active R [6] SOG1 is active R [5] SOG0 is active R [4] EXT_SOG pin is active R [3] Comp vsync from EXT_SOG pin is active R [2] Comp vsync from HSYNC pin is active R [1] HSYNC pin is active R [0] VSYNC pin is active SMEAS_SOG_DLY12 0141 R [7:4] 00 d2: delay in xclks between SOG1 & SOG2 falling edges R [3:0] d1: delay in xclks between SOG0 & SOG1 falling edges SMEAS_SOG_DLY34 0142 R [7:4] 00 d4: delay in xclks between SOG1 & SOG0 rising edges R [3:0] d3: delay in xclks between SOG2 & SOG1 rising edges SMEAS_ANA_STUCK 0143 R [4] 00 EXT_SOG is stuck at 1(high)/0(low) R [3] Comp vsync from EXT_SOG is stuck at 1(high)/0(low) R [2] Comp vsync from HSYNC pin is stuck at 1(high)/0(low) R [1] HSYNC pin is stuck at 1(high)/0(low) R [0] VSYNC pin is stuck at 1(high)/0(low) SMEAS_XK_PER_H_L SMEAS_XK_PER_H_M SMEAS_XK_PER_H_U 0146 0147 0148 R R R [7:0] [7:0] [7:0] 00 00 00 Xclks per Horizontal [7:0] (result = actual - 2) Xclks per Horizontal [15:8] Xclks per Horizontal [23:16] SMEAS_XK_PER_V_L SMEAS_XK_PER_V_M SMEAS_XK_PER_V_U 0149 014A 014B R R R [7:0] [7:0] [7:0] 00 00 00 Xclks per Vertical [7:0] Xclks per Vertical [15:8] Xclks per Vertical [23:16] SMEAS_H_PER_V_L SMEAS_H_PER_V_U 014C 014D R R [7:0] [7:0] 00 00 Horizontal per Vertical [7:0] Horizontal per Vertical [15:8] SMEAS_XK_V_HI_L SMEAS_XK_V_HI_M SMEAS_XK_V_HI_U 014E 014F 0150 R R R [7:0] [7:0] [7:0] 00 00 00 Xclks per V high SMEAS_REF_FASTMU_L SMEAS_REF_FASTMU_U 0132 0133 R/W R/W [7:0] [3:0] 00 00 Fastmute reference, xclks per hsync, one line only SMEAS_STATUS_TMOT 0151 R [1] 00 Indicates that the horizontal measurement timed out. Can only be cleared by sync reset or smeas all_clear. R [0] Indicates that the vertical measurement timed out. Can only be cleared by sync reset or smeas all_clear. Table 17: SMEAS Register Definitions (Sheet 5 of 6) Register Name Addr Mode Bits Rst Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |