数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPCE1HDBC 数据表(PDF) 43 Page - STMicroelectronics

部件名 STPCE1HDBC
功能描述  X86 Core General Purpose PC Compatible System - on - Chip
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPCE1HDBC 数据表(HTML) 43 Page - STMicroelectronics

Back Button STPCE1HDBC Datasheet HTML 39Page - STMicroelectronics STPCE1HDBC Datasheet HTML 40Page - STMicroelectronics STPCE1HDBC Datasheet HTML 41Page - STMicroelectronics STPCE1HDBC Datasheet HTML 42Page - STMicroelectronics STPCE1HDBC Datasheet HTML 43Page - STMicroelectronics STPCE1HDBC Datasheet HTML 44Page - STMicroelectronics STPCE1HDBC Datasheet HTML 45Page - STMicroelectronics STPCE1HDBC Datasheet HTML 46Page - STMicroelectronics STPCE1HDBC Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 87 page
background image
ELECTRICAL SPECIFICATIONS
Release 1.3 - January 29, 2002
43/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
4.5.6 ISA INTERFACE AC TIMING CHARACTERISTICS
Table 4-7 and Table 4-11 list the AC characteris-
tics of the ISA interface.
Figure 4-7 ISA Cycle (ref Table 4-11)
Note 1: Stands for SMEMR#, SMEMW#, MEMR#, MEMW#, IOR# & IOW#.
The clock has not been represented as it is dependent on the ISA Slave mode.
Valid AENx
Valid Address
Valid Address, SBHE*
V.Data
VALID DATA
54
28
26
64
59
58
55
28
23
61
48
47
26
23
57
27
24
42
41
10
11
34
33
3
22
56
29
25
9
18
2
12
38
37
15
14
13
12
ALE
AEN
LA [23:17]
SA [19:0]
CONTROL (Note 1)
IOCS16#
MCS16#
IOCHRDY
READ DATA
WRITE DATA
Table 4-11. ISA Bus AC Timing
Name
Parameter
Min
Max
Units
2
LA[23:17] valid before ALE# negated
5T
Cycles
3
LA[23:17] valid before MEMR#, MEMW# asserted
3a Memory access to 16-bit ISA Slave
5T
Cycles
3b Memory access to 8-bit ISA Slave
5T
Cycles
9
SA[19:0] & SBHE valid before ALE# negated
1T
Cycles
10
SA[19:0] & SBHE valid before MEMR#, MEMW# asserted
10a Memory access to 16-bit ISA Slave
2T
Cycles
10b Memory access to 8-bit ISA Slave
2T
Cycles
10
SA[19:0] & SHBE valid before SMEMR#, SMEMW# asserted
10c Memory access to 16-bit ISA Slave
2T
Cycle
Note: The signal numbering refers to Table 4-7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com