STPCE1EEBI datasheet(39/87 Pages) STMICROELECTRONICS

部件名	STPCE1EEBI

功能描述	X86 Core General Purpose PC Compatible System - on - Chip

PDF	87 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

39 / 87 page

ELECTRICAL SPECIFICATIONS

Release 1.3 - January 29, 2002

39/87

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

4.5.2 RESET SEQUENCE

Figure 4-4 describes the reset sequence of the

STPC, also called warm reset.

The constraints on the strap options and the bus

activities are the same as for the cold reset.

The SYSRSTI# pulse duration must be long

enough to have all the strap options stabilized and

must be adjusted depending on resistor values.

It is mandatory to have a clean reset pulse without

glitches as the STPC could then sample invalid

strap option setting and enter into an umpredicta-

ble mode.

While SYSRSTI# is active, the PCI clock PLL runs

in open loop mode at a speed of few 100’s KHz.

Figure 4-4. Reset timing diagram

S trap O ptions

SYSRSTI#

SYSRSTO #

14 M Hz

VA LID CONFIG URATIO N

HCLK

PCI_CLK

2.3 m s

IS AC LK

1.6 V

MD[63:0]

STPCE1EEBI 数据表(PDF) 39 Page - STMicroelectronics