数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC7119 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

部件名 MSC7119
功能描述  Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC7119 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Back Button MSC7119 Datasheet HTML 17Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 18Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 19Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 20Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 21Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 22Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 23Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 24Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 25Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 60 page
background image
Electrical Characteristics
MSC7119 Data Sheet, Rev. 8
Freescale Semiconductor
21
2.5
AC Timings
This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC
timings are based on a 30 pF load, except where noted otherwise, and a 50
Ω transmission line. For any additional pF, use the
following equations to compute the delay:
— Standard interface: 2.45 + (0.054
× C
load) ns
— DDR interface: 1.6 + (0.002
× C
load) ns
2.5.1
Clock and Timing Signals
The following tables describe clock signal characteristics. Table 6 shows the maximum frequency values for internal (core,
reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see
Section 2.5.2 for the allowable ranges when using the PLL).
Table 6. Maximum Frequencies
Characteristic
Maximum in MHz
Core clock frequency (CLOCK)
300
External output clock frequency (CLKO)
75
Memory clock frequency (CK, CK)
150
TDM clock frequency (TxRCK, TxTCK)
50
Table 7. Clock Frequencies in MHz
Characteristic
Symbol
Min
Max
CLKIN frequency
FCLKIN
10
100
CLOCK frequency
FCORE
300
CK, CK frequency
FCK
150
TDMxRCK, TDMxTCK frequency
FTDMCK
—50
CLKO frequency
FCKO
—75
AHB/IPBus/APB clock frequency
FBCK
150
Note:
The rise and fall time of external clocks should be 5 ns maximum
Table 8. System Clock Parameters
Characteristic
Min
Max
Unit
CLKIN frequency
10
100
MHz
CLKIN slope
—5
ns
CLKIN frequency jitter (peak-to-peak)
1000
ps
CLKO frequency jitter (peak-to-peak)
150
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com