数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC7119 数据表(PDF) 20 Page - Freescale Semiconductor, Inc

部件名 MSC7119
功能描述  Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC7119 数据表(HTML) 20 Page - Freescale Semiconductor, Inc

Back Button MSC7119 Datasheet HTML 16Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 17Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 18Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 19Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 20Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 21Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 22Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 23Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 24Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 60 page
background image
MSC7119 Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
20
Table 6 lists the DDR DRAM capacitance.
Tri-state (high impedance off state) leakage current,
VIN = VDDIO
IOZ
–1.0
0.09
1
µA
Signal low input current, VIL = 0.4 V
IL
–1.0
0.09
1
µA
Signal high input current, VIH = 2.0 V
IH
–1.0
0.09
1
µA
Output high voltage, IOH = –2 mA, except open drain pins
VOH
2.0
3.0
—
V
Output low voltage, IOL= 5 mA
VOL
—0
0.4
V
Typical power at 300 MHz5
P
—
324.0
—
mW
Notes:
1.
The value of VDDM at the MSC7119 device must remain within 50 mV of VDDM at the DRAM device at all times.
2.
VREF must be equal to 50% of VDDM and track VDDM variations as measured at the receiver. Peak-to-peak noise must not
exceed ±2% of the DC value.
3.
VTT is not applied directly to the MSC7119 device. It is the level measured at the far end signal termination. It should be equal
to VREF. This rail should track variations in the DC level of VREF.
4.
Output leakage for the memory interface is measured with all outputs disabled, 0 V
≤ VOUT ≤ VDDM.
5.
The core power values were measured.using a standard EFR pattern at typical conditions (25°C, 300 MHz, 1.2 V core).
Table 6. DDR DRAM Capacitance
Parameter/Condition
Symbol
Max
Unit
Input/output capacitance: DQ, DQS
CIO
30
pF
Delta input/output capacitance: DQ, DQS
CDIO
30
pF
Note:
These values were measured under the following conditions:
• VDDM = 2.5 V ± 0.125 V
• f = 1 MHz
• TA = 25°C
• VOUT = VDDM/2
• VOUT (peak to peak) = 0.2 V
Table 5. DC Electrical Characteristics (continued)
Characteristic
Symbol
Min
Typical
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com