MSC7119 datasheet(49/60 Pages) FREESCALE

49 / 60 page

Hardware Design Considerations

MSC7119 Data Sheet, Rev. 8

Freescale Semiconductor

3.2.7

Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O

voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core

voltage VDDC should be implemented. For the memory power supply, regulators are available that take care of all DDR power

requirements.

3.3

Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is

derived by totaling the power used by each of the major subsystems:

PTOTAL = PCORE + PPERIPHERALS + PDDRIO + PIO + PLEAKAGE

Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

× V2 × F × 10–3 mW

Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

3.3.1

Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load

capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 300 MHz. This yields:

PCORE = 750 pF × (1.2 V)

× 300 MHz × 10–3 = 324.0 mW

Eqn. 5

This equation allows for adjustments to voltage and frequency if necessary.

Table 33. Recommended Power Supply Ratings

Supply

Symbol

Nominal Voltage

Current Rating

Core

VDDC

1.2 V

1.5 A per device

Memory

VDDM

2.5 V

0.5 A per device

Reference

VREF

1.25 V

10 µA per device

I/O

VDDIO

3.3 V

1.0 A per device

MSC7119 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

MSC7119 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载