数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD151TS201AT 数据表(PDF) 21 Page - Renesas Technology Corp

部件名 HD151TS201AT
功能描述  Mother Board Clock Generator for Intel P4 Chipset Banias and Dothan processor / ODEM and MONTARA-GM chip set
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD151TS201AT 数据表(HTML) 21 Page - Renesas Technology Corp

Back Button HD151TS201AT Datasheet HTML 17Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 18Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 19Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 20Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 21Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 22Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 23Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 24Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 29 page
background image
HD151TS201AT
Rev.1.00, Oct.21.2003, page 21 of 28
DC Electrical Characteristics CPUT/C Clock
Ta = 0°C to 85°C
Item
Symbol
Min
Typ *
1
Max
Unit
Test Conditions
Output voltage
VO
0.695
1.2
V
Rp = 49.9, VDD = 3.3 V
Output Current
IO
I(nom)
mA
VDD = 3.3 V *
2
Output resistance
3000

VO = 1.2 V
Note:
1. For conditions shown as Min or Max, use the appropriate value specified under recommended
operating conditions
2
I(nom) is output current(Ioh) shown in Page5 Table3.
AC Electrical Characteristics CPUT/C Clock (CPU at 0.7V Timing)
Ta = 0°C to 85°C, VDD = 3.3 V, CL = 2 pF, Rs = 33.2
Ω, Rp = 49.9 Ω
Item
Symbol
Min
Typ
Max
Unit
Test Conditions
Cycle to cycle jitter*
1
tCCS
|150|
ps
CPU Group Skew
(CPU clock out to CPU
clock out)
tskS
|100|
ps
Rise time
tr
175
700
ps
VO = 0.175 V to 0.525 V
Fall time
tf
175
700
ps
VO = 0.175 V to 0.525 V
Clock Duty Cycle
45
50
55
%
CPU clock period (66)
15.075
ns
CPU clock period (100)
10.25
ns
CPU clock period (133)
7.5
ns
CPU clock period (200)
4.975
ns
Note:
1.Difference of cycle time between two adjoining cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com