数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C2K 数据表(PDF) 91 Page - Renesas Technology Corp

部件名 R8C2K
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C2K 数据表(HTML) 91 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 87Page - Renesas Technology Corp R8C2K Datasheet HTML 88Page - Renesas Technology Corp R8C2K Datasheet HTML 89Page - Renesas Technology Corp R8C2K Datasheet HTML 90Page - Renesas Technology Corp R8C2K Datasheet HTML 91Page - Renesas Technology Corp R8C2K Datasheet HTML 92Page - Renesas Technology Corp R8C2K Datasheet HTML 93Page - Renesas Technology Corp R8C2K Datasheet HTML 94Page - Renesas Technology Corp R8C2K Datasheet HTML 95Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 471 page
background image
R8C/2K Group, R8C/2L Group
10. Clock Generation Circuit
Rev.1.10
Dec 21, 2007
Page 74 of 450
REJ09B0406-0110
Figure 10.3
CM0 Register
System Clock Control Register 0
(1)
Symbol
Address
After Reset
CM0
0006h
01101000b
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
4.
5.
b7 b6 b5 b4 b3 b2 b1 b0
00 1
0 0
(b1-b0)
Reserved bits
Set to 0.
RW
CM02
WAIT peripheral function clock
stop bit
0 : Peripheral function clock does not stop
in w ait mode
1 : Peripheral function clock stops in w ait
mode
RW
(b3)
Reserved bit
Set to 1.
RW
(b4)
Reserved bit
Set to 0.
RW
CM05
XIN clock (XIN-XOUT)
stop bit(2, 3)
0 : XIN clock oscillates
1 : XIN clock stops(4)
RW
CM06
System clock division select bit
0(5)
0 : CM16, CM17 enabled
1 : Divide-by-8 mode
RW
(b7)
Reserved bit
Set to 0.
RW
Set the PRC0 bit in the PRCR register to 1 (w rite enable) before rew riting the CM0 register.
During external clock input, only the clock oscillation buffer is turned off and clock input is acknow ledged.
When entering stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
P4_6 and P4_7 can be used as input ports w hen the CM05 bit is set to 1 (XIN clock stops) and the CM13 bit in the
CM1 register is set to 0 (P4_6, P4_7).
The CM05 bit stops the XIN clock w hen the high-speed on-chip oscillator mode or low -speed on-chip oscillator mode
is selected. Do not use this bit to detect w hether the XIN clock is stopped. To stop the XIN clock, set the bits in the
follow ing order:
(a) Set bits OCD1 to OCD0 in the OCD register to 00b.
(b) Set the OCD2 bit to 1 (selects on-chip oscillator clock).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com