| 数据搜索系统,热门电子元器件搜索 |
|
HD6417618A 数据表(PDF) 38 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618A 数据表(HTML) 38 Page - Renesas Technology Corp |
|
38 / 646 page ![]() Section 1 Overview Rev. 6.00 Jun. 12, 2007 Page 6 of 610 REJ09B0131-0600 1.2 Block Diagram Figure 1.1 is a block diagram of this LSI. SuperH CPU core User break controller (UBC) Cache access controller (CCN) U memory 4 kbytes Cache memory 4 kbytes (SH7618) 16 kbytes (SH7618A) Bus state controller (BSC) Peripheral bus controller Ethernet controller direct memory access controller (E-DMAC) CPU bus (I clock) Internal bus (B clock) External bus Notes: Host interface (HIF) User debugging interface (H-UDI) Interrupt controller (INTC) Power- down mode control Watchdog timer (WDT) Clock pulse generator (CPG) Serial communication interface with FIFO (SCIF)*1 Transmit FIFO (256 bytes (SH7618)) Ethernet controller (EtherC) Receive FIFO (512 bytes (SH7618A)) Peripheral bus (P clock) I/O port, Pin function controller (PFC) Compare match timer (CMT)*2 1-kbyte SRAM 1. SCIF includes three channels. 2. CMT includes two channels. Figure 1.1 Block Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |