HD6417618A datasheet(399/646 Pages) RENESAS

399 / 646 page

Section 14 Serial Communication Interface with FIFO (SCIF)

Rev. 6.00 Jun. 12, 2007 Page 367 of 610

REJ09B0131-0600

Figure 14.3 shows a sample flowchart for initializing the SCIF.

Start of initialization

Clear TE and RE bits in SCSCR to 0

Set TFRST and RFRST bits

in SCFCR to 1

Set CKE1 and CKE0 bits

in SCSCR (leaving TE, RE, TIE,

and RIE bits cleared to 0)

Set data transfer format in SCSMR

Set value in SCBRR

1-bit interval elapsed?

Set RTRG1-0 and TTRG1-0 bits

in SCFCR, and clear TFRST

and RFRST bits to 0

Set TE and RE bits in SCSCR to 1,

and set TIE, RIE, and REIE bits

End of initialization

Wait

Yes

Set the clock selection in SCSCR.

Be sure to clear bits TIE, RIE, TE,

and RE to 0.

Set the data transfer format in

SCSMR.

Write a value corresponding to the

bit rate into SCBRR. (Not

necessary if an external clock is

used.)

Wait at least one bit interval, then

set the TE bit or RE bit in SCSCR

to 1. Also set the RIE, REIE, and

TIE bits.

Setting the TE bit enables the TxD

and RxD pins to be used.

When transmitting, the SCIF will go

to the mark state; when receiving,

it will go to the idle state, waiting for

a start bit.

[1]

[2]

[3]

[4]

[2]

[3]

[4]

After reading BRK, DR, and ER flags

in SCFSR, and each flag in SCLSR,

write 0 to clear them

Figure 14.3 Sample Flowchart for SCIF Initialization

HD6417618A 数据表(PDF) 399 Page - Renesas Technology Corp

HD6417618A 数据表(HTML) 399 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载