数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD6417618A 数据表(PDF) 435 Page - Renesas Technology Corp

部件名 HD6417618A
功能描述  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD6417618A 数据表(HTML) 435 Page - Renesas Technology Corp

Back Button HD6417618A Datasheet HTML 431Page - Renesas Technology Corp HD6417618A Datasheet HTML 432Page - Renesas Technology Corp HD6417618A Datasheet HTML 433Page - Renesas Technology Corp HD6417618A Datasheet HTML 434Page - Renesas Technology Corp HD6417618A Datasheet HTML 435Page - Renesas Technology Corp HD6417618A Datasheet HTML 436Page - Renesas Technology Corp HD6417618A Datasheet HTML 437Page - Renesas Technology Corp HD6417618A Datasheet HTML 438Page - Renesas Technology Corp HD6417618A Datasheet HTML 439Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 435 / 646 page
background image
Section 15 Host Interface (HIF)
Rev. 6.00 Jun. 12, 2007 Page 403 of 610
REJ09B0131-0600
15.4.5
HIF Internal Interrupt Control Register (HIFIICR)
HIFIICR is a 32-bit register used to issue interrupts from an external device connected to the HIF
to the on-chip CPU. Access to HIFIICR by an external device should be performed with HIFIICR
specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 8 —
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
7
6
5
4
3
2
1
IIC6
IIC5
IIC4
IIC3
IIC2
IIC1
IIC0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Internal Interrupt Source
These bits specify the source for interrupts generated by
the IIR bit. These bits can be written to from both an
external device and the on-chip CPU. By using these
bits, fast execution of interrupt exception handling is
possible. These bits are completely under software
control, and their values have no effect on the operation
of this LSI.
0
IIR
0
R/W
Internal Interrupt Request
While this bit is 1, an interrupt request (HIFI) is issued to
the on-chip CPU.
15.4.6
HIF External Interrupt Control Register (HIFEICR)
HIFEICR is a 32-bit register used to issue interrupts to an external device connected to the HIF
from this LSI. Access to HIFEICR by an external device should be performed with HIFEICR
specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 8 —
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com