数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD6417618A 数据表(PDF) 313 Page - Renesas Technology Corp

部件名 HD6417618A
功能描述  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD6417618A 数据表(HTML) 313 Page - Renesas Technology Corp

Back Button HD6417618A Datasheet HTML 309Page - Renesas Technology Corp HD6417618A Datasheet HTML 310Page - Renesas Technology Corp HD6417618A Datasheet HTML 311Page - Renesas Technology Corp HD6417618A Datasheet HTML 312Page - Renesas Technology Corp HD6417618A Datasheet HTML 313Page - Renesas Technology Corp HD6417618A Datasheet HTML 314Page - Renesas Technology Corp HD6417618A Datasheet HTML 315Page - Renesas Technology Corp HD6417618A Datasheet HTML 316Page - Renesas Technology Corp HD6417618A Datasheet HTML 317Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 313 / 646 page
background image
Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)
Rev. 6.00 Jun. 12, 2007 Page 281 of 610
REJ09B0131-0600
12.2.17
Transmission-Descriptor Fetch Address Register (TDFAR)
TDFAR stores the descriptor start address that is required when the E-DMAC fetches descriptor
information from the transmission descriptor. Which transmission descriptor information is used
for processing by the E-DMAC can be recognized by monitoring addresses displayed in this
register. The address from which the E-DMAC is actually fetching a descriptor may be different
from the value read from this register.
Bit
Bit Name
Initial
value
R/W
Description
31 to 0
TDFA31 to
TDFA0
All 0
R
Transmission-Descriptor Fetch Address
These bits can only be read. Writing is prohibited.
12.2.18
Flow Control FIFO Threshold Register (FCFTR)
FCFTR is a 32-bit readable/writable register that sets the flow control of the EtherC (setting the
threshold on automatic PAUSE transmission). The threshold can be specified by the depth of the
receive FIFO data (RFD2 to RFD0) and the number of receive frames (RFF2 to RFF0). The
condition to start the flow control is decided by taking OR operation on the two thresholds.
Therefore, the flow control by the two thresholds is independently started.
When flow control is performed according to the RFD bits setting, if the setting is the same as the
depth of the receive FIFO specified by the FIFO depth register (FDR), flow control is started when
the remaining FIFO is (FIFO data depth
− 64) bytes. For instance, when RFD in FDR = 0 and
RFD in FCFTR
= 0, flow control is started when (256 − 64) bytes of data is stored in the receive
FIFO. The value set in the RFD bits in this register should be equal to or less than those in FDR.
Bit
Bit Name
Initial
value
R/W
Description
31 to 19
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com