HD6417618A datasheet(324/646 Pages) RENESAS

部件名	HD6417618A

功能描述	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series

PDF	646 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

324 / 646 page

Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)

Rev. 6.00 Jun. 12, 2007 Page 292 of 610

REJ09B0131-0600

1. TFP

= 00 or 01 (frame continuation):

Descriptor write-back is performed after DMA transfer.

2. TFP

= 01 or 11 (frame end):

Descriptor write-back is performed after completion of frame transmission.

The E-DMAC continues reading descriptors and transmitting frames as long as the setting of the

TACT bit in the read descriptors is "active." When a descriptor with an "inactive" TACT bit is

read, the E-DMAC resets the transmit request bit (TR) in the transmit register and ends transmit

processing (EDTRR).

This LSI + memory

Transmission flowchart

E-DMAC

EtherC

PHY

Transmit FIFO

EtherC/E-DMAC

initialization

Descriptor and

transmit

buffer setting

Transmit directive

Descriptor read

Descriptor write-back

Transmission

completed

Descriptor read

Transmit data transfer

Frame transmission

Transmit data transfer

Figure 12.4 Sample Transmission Flowchart

HD6417618A 数据表(PDF) 324 Page - Renesas Technology Corp

HD6417618A 数据表(HTML) 324 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载