数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 716 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 716 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 712Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 713Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 714Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 715Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 716Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 717Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 718Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 719Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 720Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 716 / 1158 page
background image
Section 15 Serial Communication Interface (SCI, IrDA, CRC)
Rev.1.00 Jun. 07, 2006 Page 664 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
1
0
CKS1
CKS0
0
0
R/W
R/W
Clock Select 1, 0
These bits select the clock source for the baud rate
generator.
00: P
φ clock (n = 0)
01: P
φ/4 clock (n = 1)
10: P
φ/16 clock (n = 2)
11: P
φ/64 clock (n = 3)
For the relation between the settings of these bits and the
baud rate, see section 15.3.9, Bit Rate Register (BRR). n
is the decimal display of the value of n in BRR (see
section 15.3.9, Bit Rate Register (BRR)).
Note:
*
Available in SCI_0, 1, 2, and 4 only. Setting is prohibited in SCI_5 and SCI_6.
Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):
Bit
Bit Name
Initial
Value
R/W
Description
7
GM
0
R/W
GSM Mode
Setting this bit to 1 allows GSM mode operation. In GSM
mode, the TEND set timing is put forward to 11.0 etu from
the start and the clock output control function is
appended. For details, see sections 15.7.6, Data
Transmission (Except in Block Transfer Mode) and
15.7.8, Clock Output Control.
6
BLK
0
R/W
Setting this bit to 1 allows block transfer mode operation.
For details, see section 15.7.3, Block Transfer Mode.
5
PE
0
R/W
Parity Enable (valid only in asynchronous mode)
When this bit is set to 1, the parity bit is added to transmit
data before transmission, and the parity bit is checked in
reception. Set this bit to 1 in smart card interface mode.
4
O/
E
0
R/W
Parity Mode (valid only when the PE bit is 1 in
asynchronous mode)
0: Selects even parity
1: Selects odd parity
For details on the usage of this bit in smart card interface
mode, see section 15.7.2, Data Format (Except in Block
Transfer Mode).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com