H8SXSLASH1663 datasheet(719/1158 Pages) RENESAS

719 / 1158 page

Section 15 Serial Communication Interface (SCI, IrDA, CRC)

Rev.1.00 Jun. 07, 2006 Page 667 of 1102

REJ09B0294-0100

Bit

Bit Name

Initial

Value

R/W

Description

R/W

Transmit Enable

When this bit is set to 1, transmission is enabled. Under

this condition, serial transmission is started by writing

transmit data to TDR, and clearing the TDRE flag in SSR

to 0. Note that SMR should be set prior to setting the TE

bit to 1 in order to designate the transmission format.

If transmission is halted by clearing this bit to 0, the

TDRE flag in SSR is fixed to 1.

R/W

Receive Enable

When this bit is set to 1, reception is enabled. Under this

condition, serial reception is started by detecting the start

bit in asynchronous mode or the synchronous clock input

in clocked synchronous mode. Note that SMR should be

set prior to setting the RE bit to 1 in order to designate

the reception format.

Even if reception is halted by clearing this bit to 0, the

RDRF, FER, PER, and ORER flags are not affected and

the previous value is retained.

MPIE

R/W

Multiprocessor Interrupt Enable (valid only when the MP

bit in SMR is 1 in asynchronous mode)

When this bit is set to 1, receive data in which the

multiprocessor bit is 0 is skipped, and setting of the

RDRF, FER, and ORER status flags in SSR is disabled.

On receiving data in which the multiprocessor bit is 1, this

bit is automatically cleared and normal reception is

resumed. For details, see section 15.5, Multiprocessor

Communication Function.

When receive data including MPB = 0 in SSR is being

received, transfer of the received data from RSR to RDR,

detection of reception errors, and the settings of RDRF,

FER, and ORER flags in SSR are not performed. When

receive data including MPB = 1 is received, the MPB bit

in SSR is set to 1, the MPIE bit is automatically cleared to

0, and RXI and ERI interrupt requests (in the case where

the TIE and RIE bits in SCR are set to 1) and setting of

the FER and ORER flags are enabled.

H8SX/1663 数据表(PDF) 719 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 719 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载