H8SXSLASH1663 datasheet(786/1158 Pages) RENESAS

786 / 1158 page

Section 15 Serial Communication Interface (SCI, IrDA, CRC)

Rev.1.00 Jun. 07, 2006 Page 734 of 1102

REJ09B0294-0100

(1) Transmission

During transmission, the output signals from the SCI (UART frames) are converted to IR frames

using the IrDA interface (see figure 15.37).

For serial data of level 0, a high-level pulse having a width of 3/16 of the bit rate (1-bit interval) is

output (initial setting). The high-level pulse can be selected using the IrCKS2 to IrCKS0 bits in

IrCR.

The high-level pulse width is defined to be 1.41

µs at minimum and (3/16 + 2.5%) × bit rate or

(3/16

× bit rate) +1.08 µs at maximum. For example, when the frequency of system clock φ is 20

MHz, a high-level pulse width of 1.6 µs can be specified because it is the smallest value in the

range greater than 1.41 µs.

For serial data of level 1, no pulses are output.

UART frame

Data

IR frame

Data

000

Transmission

Reception

Bit

cycle

Pulse width is 1.6

µs to

3/16 bit cycle

Start

bit

Stop

bit

Stop

bit

Start

bit

Figure 15.37 IrDA Transmission and Reception

(2) Reception

During reception, IR frames are converted to UART frames using the IrDA interface before

inputting to SCI. 0 is output when the high level pulse is detected while 1 is output when no pulse

is detected during one bit period. Note that a pulse shorter than the minimum pulse width of 1.41

µs is also regarded as a 0 signal.

H8SX/1663 数据表(PDF) 786 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 786 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载