数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 827 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 827 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 823Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 824Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 825Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 826Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 827Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 828Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 829Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 830Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 831Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 827 / 1158 page
background image
Section 16 USB Function Module (USB)
Rev.1.00 Jun. 07, 2006 Page 775 of 1102
REJ09B0294-0100
16.3.22
Endpoint Stall Register (EPSTL)
The bits in EPSTL are used to forcibly stall the endpoints on the application side. While a bit is set
to 1, the corresponding endpoint returns a stall handshake to the host. The stall bit for endpoint 0
is cleared automatically on reception of 8-byte command data for which decoding is performed by
the function and the EP0 STL bit is cleared. When the SETUPTS flag in the IFR0 register is set to
1, writing 1 to the EP0 STL bit is ignored. For detailed operation, see section 16.7, Stall
Operations.
Bit
Bit Name
Initial Value
R/W
7
0
R
6
0
R
5
0
R
4
0
R
3
EP3STL
0
R/W
2
EP2STL
0
R/W
1
EP1STL
0
R/W
0
EP0STL
0
R/W
Bit
Bit Name
Initial
Value
R/W
Description
7
6
5
4
0
0
0
0
R
R
R
R
Reserved
These bits are always read as 0. The write value
should always be 0.
3
EP3STL
0
R/W
EP3 Stall
When this bit is set to 1, endpoint 3 is placed in the
stall state.
2
EP2STL
0
R/W
EP2 Stall
When this bit is set to 1, endpoint 2 is placed in the
stall state.
1
EP1STL
0
R/W
EP1 Stall
When this bit is set to 1, endpoint 1 is placed in the
stall state.
0
EP0STL
0
R/W
EP0 Stall
When this bit is set to 1, endpoint 0 is placed in the
stall state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com