| 数据搜索系统,热门电子元器件搜索 |
|
H8SX/1663 数据表(PDF) 823 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 数据表(HTML) 823 Page - Renesas Technology Corp |
|
823 / 1158 page ![]() Section 16 USB Function Module (USB) Rev.1.00 Jun. 07, 2006 Page 771 of 1102 REJ09B0294-0100 16.3.20 FIFO Clear Register (FCLR) FCLR is a register to initialize the FIFO buffers for each endpoint. Writing 1 to a bit clears all the data in the corresponding FIFO buffer. Note that the corresponding interrupt flag is not cleared. Do not clear a FIFO buffer during transfer. Bit Bit Name Initial Value R/W 7 Undefined 6 EP3 CLR Undefined W 5 EP1 CLR Undefined W 4 EP2 CLR Undefined W 3 Undefined 2 Undefined 1 EP0o CLR Undefined W 0 EP0i CLR Undefined W Bit Bit Name Initial Value R/W Description 7 Undefined Reserved The write value should always be 0. 6 EP3 CLR Undefined W EP3 Clear Writing 1 to this bit initializes the endpoint 3 transmit FIFO buffer. 5 EP1 CLR Undefined W EP1 Clear Writing 1 to this bit initializes both sides of the endpoint 1 receive FIFO buffer. 4 EP2 CLR Undefined W EP2 Clear Writing 1 to this bit initializes both sides of the endpoint 2 transmit FIFO buffer. 3 2 Undefined Reserved The write value should always be 0. 1 EP0o CLR Undefined W EP0o Clear Writing 1 to this bit initializes the endpoint 0 receive FIFO buffer. 0 EP0i CLR Undefined W EP0i Clear Writing 1 to this bit initializes the endpoint 0 transmit FIFO buffer. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |