H8SXSLASH1663 datasheet(819/1158 Pages) RENESAS

819 / 1158 page

Section 16 USB Function Module (USB)

Rev.1.00 Jun. 07, 2006 Page 767 of 1102

REJ09B0294-0100

16.3.15

EP3 Data Register (EPDR3)

EPDR3 is an 8-byte transmit FIFO buffer for endpoint 3. EPDR3 holds one packet of transmit data

for the interrupt transfer of endpoint 3. Transmit data is fixed by writing one packet of data and

setting EP3PKTE in the trigger register. When an ACK handshake is returned from the host after

one packet of data has been transmitted successfully, EP3TS in interrupt flag register 0 is set. This

FIFO buffer can be initialized by means of EP3CLR in the FCLR register.

Bit

Bit Name

Initial Value

R/W

Undefined

Bit

Bit Name

Initial

Value

R/W

Description

7 to 0

D7 to D0

Undefined W

Data register for endpoint 3 transfer

16.3.16

EP0o Receive Data Size Register (EPSZ0o)

EPSZ0o indicates the number of bytes received at endpoint 0 from the host.

Bit

Bit Name

Initial Value

R/W

—

Bit

Bit Name

Initial

Value

R/W

Description

7 to 0

—

All 0

Number of receive data for endpoint 0

H8SX/1663 数据表(PDF) 819 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 819 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H8SX/1663 数据表(PDF) 819 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 819 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载