数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 817 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 817 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 813Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 814Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 815Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 816Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 817Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 818Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 819Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 820Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 821Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 817 / 1158 page
background image
Section 16 USB Function Module (USB)
Rev.1.00 Jun. 07, 2006 Page 765 of 1102
REJ09B0294-0100
16.3.11
EP0o Data Register (EPDR0o)
EPDR0o is an 8-byte receive FIFO buffer for endpoint 0. EPDR0o holds endpoint 0 receive data
other than setup commands. When data is received successfully, EP0oTS in interrupt flag register
0 is set, and the number of receive bytes is indicated in the EP0o receive data size register. After
the data has been read, setting EP0oRDFN in the trigger register enables the next packet to be
received. This FIFO buffer can be initialized by means of BP0oCLR in the FCLR register.
Bit
Bit Name
Initial Value
R/W
7
D7
0
R
6
D6
0
R
5
D5
0
R
4
D4
0
R
3
D3
0
R
2
D2
0
R
1
D1
0
R
0
D0
0
R
Bit
Bit Name
Initial
Value
R/W
Description
7 to 0
D7 to D0
All 0
R
Data register for control-out transfer
16.3.12
EP0s Data Register (EPDR0s)
EPDR0s is an 8-byte FIFO buffer specifically for receiving endpoint 0 setup commands. Only the
setup command to be processed by the application is received. When command data is received
successfully, the SETUPTS bit in interrupt flag register 0 is set.
As a latest setup command must be received in high priority, if data is left in this buffer, it will be
overwritten with new data. If reception of the next command is started while the current command
is being read, command reception has priority, the read by the application is forcibly stopped, and
the read data is invalid.
Bit
Bit Name
Initial Value
R/W
7
D7
0
R
6
D6
0
R
5
D5
0
R
4
D4
0
R
3
D3
0
R
2
D2
0
R
1
D1
0
R
0
D0
0
R
Bit
Bit Name
Initial
Value
R/W
Description
7 to 0
D7 to D0
All 0
R
Data register for storing the setup command at the
control-out transfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com