H8SXSLASH1663 datasheet(971/1158 Pages) RENESAS

971 / 1158 page

Section 21 Flash Memory (0.18-

µm F-ZTAT Version)

Rev.1.00 Jun. 07, 2006 Page 919 of 1102

REJ09B0294-0100

The procedure program must be executed in an area other than the user MAT to be erased. Setting

the SCO bit in FCCS to 1 to request download must be executed in the on-chip RAM. The area

that can be executed in the steps of the procedure program (on-chip RAM, user MAT, and external

space) is shown in section 21.7.4, On-Chip Program and Storable Area for Program Data. For the

downloaded on-chip program area, see figure 21.12.

One erasure processing erases one block. For details on block divisions, refer to figures 21.3 and

21.4. To erase two or more blocks, update the erase block number and repeat the erasing

processing for each block.

1. Select the on-chip program to be downloaded and the download destination. When the PPVS

bit in FPCS is set to 1, the programming program is selected. Several programming/erasing

programs cannot be selected at one time. If several programs are selected, a download error is

returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the download

destination is specified by FTDAR.

For the procedures to be carried out after setting FKEY, see section 21.7.3 (2), Programming

Procedure in User Program Mode.

2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS parameter)

of the user MAT in general register ER0. If a value other than an erase block number of the

user MAT is set, no block is erased even though the erasing program is executed, and an error

is returned to the FPFR parameter.

3. Erasure is executed. Similar to as in programming, the entry point of the erasing program is at

the address which is 16 bytes after #DLTOP (start address of the download destination

specified by FTDAR). Call the subroutine to execute erasure by using the following steps.

MOV.L #DLTOP+16, ER2

; Set entry address to ER2

JSR

@ER2

; Call erasing routine

NOP

•

The general registers other than ER0 or ER1 are held in the erasing program.

•

R0L is a return value of the FPFR parameter.

•

Since the stack area is used in the erasing program, a stack area of 128 bytes at the

maximum must be allocated in RAM.

4. The return value in the erasing program, the FPFR parameter is determined.

5. Determine whether erasure of the necessary blocks has finished. If more than one block is to

be erased, update the FEBS parameter and repeat steps 2 to 5.

6. After erasure completes, clear FKEY and specify software protection. If this LSI is restarted by

a power-on reset immediately after erasure has finished, secure the reset input period (period

RES = 0) of at least 100 µs.

H8SX/1663 数据表(PDF) 971 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 971 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载