H8SXSLASH1663 datasheet(968/1158 Pages) RENESAS

968 / 1158 page

Section 21 Flash Memory (0.18-

µm F-ZTAT Version)

Rev.1.00 Jun. 07, 2006 Page 916 of 1102

REJ09B0294-0100

7. Initialization is executed. The initialization program is downloaded together with the

programming program to the on-chip RAM. The entry point of the initialization program is at

the address which is 32 bytes after #DLTOP (start address of the download destination

specified by FTDAR). Call the subroutine to execute initialization by using the following

steps.

MOV.L #DLTOP+32,ER2

; Set entry address to ER2

JSR

@ER2

; Call initialization routine

NOP

 The general registers other than ER0 or ER1 are held in the initialization program.

 R0L is a return value of the FPFR parameter.

 Since the stack area is used in the initialization program, a stack area of 128 bytes at the

maximum must be allocated in RAM.

 Interrupts can be accepted during execution of the initialization program. Make sure the

program storage area and stack area in the on-chip RAM and register values are not

overwritten.

8. The return value in the initialization program, the FPFR parameter is determined.

9. All interrupts and the use of a bus master other than the CPU are disabled during

programming/erasing. The specified voltage is applied for the specified time when

programming or erasing. If interrupts occur or the bus mastership is moved to other than the

CPU during programming/erasing, causing a voltage exceeding the specifications to be

applied, the flash memory may be damaged. Therefore, interrupts are disabled by setting bit 7

(I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by setting

bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control mode 2.

Accordingly, interrupts other than NMI are held and not executed. Configure the user system

so that NMI interrupts do not occur. The interrupts that are held must be executed after all

programming completes. When the bus mastership is moved to other than the CPU, such as to

the DMAC or DTC, the error protection state is entered. Therefore, make sure the DMAC does

not acquire the bus.

10. FKEY must be set to H'5A and the user MAT must be prepared for programming.

H8SX/1663 数据表(PDF) 968 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 968 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载