H8SXSLASH1663 datasheet(980/1158 Pages) RENESAS

980 / 1158 page

Section 21 Flash Memory (0.18-

µm F-ZTAT Version)

Rev.1.00 Jun. 07, 2006 Page 928 of 1102

REJ09B0294-0100

Figure 21.18 shows an example of overlaying flash memory block area EB0.

This area can be accessed via

both the on-chip RAM and flash

memory area.

Flash memory

user MAT

EB8 to EB13*1

On-chip RAM

H'00000

H'01000

H'02000

H'03000

H'04000

H'05000

H'06000

H'07000

H'08000

H'5FFFF

Notes: 1.

EB8 to EB15 in the H8SX/1664.

H'7FFFF in the H8SX/1664.

H'FF6000

H'FFA000

H'FFAFFF

H'FFBFFF

EB0

EB1

EB2

EB3

EB4

EB5

EB6

EB7

Figure 21.18 Address Map of Overlaid RAM Area (H8SX/1663)

The flash memory area that can be emulated is the one area selected by bits RAM2 to RAM0 in

RAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RAMS bit in

RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download program

of the on-chip program must be executed. At this time, the download area should be specified so

that the overlaid RAM area is not overwritten by downloading the on-chip program. Since the area

in which the tuned data is stored is overlaid with the download area when FTDAR = H'01, the

tuned data must be saved in an unused area beforehand.

H8SX/1663 数据表(PDF) 980 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 980 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载