数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 1026 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 1026 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 1022Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1023Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1024Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1025Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1026Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1027Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1028Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1029Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1030Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1026 / 1158 page
background image
Section 23 Power-Down Modes
Rev.1.00 Jun. 07, 2006 Page 974 of 1102
REJ09B0294-0100
23.2.1
Standby Control Register (SBYCR)
SBYCR controls software standby mode.
Bit
Bit Name
Initial Value
R/W
15
SSBY
0
R/W
14
OPE
1
R/W
13
0
R/W
12
STS4
0
R/W
11
STS3
1
R/W
10
STS2
1
R/W
9
STS1
1
R/W
8
STS0
1
R/W
Bit
Bit Name
Initial Value
R/W
7
SLPIE
0
R/W
6
0
R/W
5
0
R/W
4
0
R/W
3
0
R/W
2
0
R/W
1
0
R/W
0
0
R/W
Bit
Bit Name
Initial
Value
R/W
Description
15
SSBY
0
R/W
Software Standby
Specifies the transition mode after executing the SLEEP
instruction
0: Shifts to sleep mode after the SLEEP instruction is
executed
1: Shifts to software standby mode after the SLEEP
instruction is executed
This bit does not change when clearing the software
standby mode by using external interrupts and shifting to
normal operation. For clearing, write 0 to this bit. When
the WDT is used as the watchdog timer, the setting of this
bit is disabled. In this case, a transition is always made to
sleep mode or all-module-clock-stop mode after the
SLEEP instruction is executed. When the SLPIE bit is set
to 1, this bit should be cleared to 0.
14
OPE
1
R/W
Output Port Enable
Specifies whether the output of the address bus and bus
control signals (
CS0 to CS7, AS, RD, HWR, and LWR) is
retained or set to the high-impedance state in software
standby mode.
0: In software standby mode, address bus and bus
control signals are high-impedance
1: In software standby mode, address bus and bus
control signals retain output state



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com