数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 1033 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 1033 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 1029Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1030Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1031Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1032Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1033Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1034Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1035Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1036Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1037Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1033 / 1158 page
background image
Section 23 Power-Down Modes
Rev.1.00 Jun. 07, 2006 Page 981 of 1102
REJ09B0294-0100
23.4
Module Stop Function
Module stop function can be set for individual on-chip peripheral modules.
When the corresponding MSTP bit in MSTPCRA, MSTPCRB, or MSTPCRC is set to 1, module
operation stops at the end of the bus cycle and a transition is made to the module stop state. The
CPU continues operating independently.
When the corresponding MSTP bit is cleared to 0, the module stop state is cleared and the module
starts operating at the end of the bus cycle. In the module stop state, the internal states of modules
other than the SCI are retained.
After the reset state is cleared, all modules other than the DMAC, DTC, and on-chip RAM are in
the module stop state.
The registers of the module for which the module stop state is selected cannot be read from or
written to.
23.5
Sleep Mode
23.5.1
Transition to Sleep Mode
When the SLEEP instruction is executed when the SSBY bit in SBYCR is 0, the CPU enters sleep
mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are
retained. Other peripheral functions do not stop.
23.5.2
Clearing Sleep Mode
Sleep mode is exited by any interrupt, signals on the
RES or STBY pin, and a reset caused by a
watchdog timer overflow.
1. Clearing by interrupt
When an interrupt occurs, sleep mode is exited and interrupt exception processing starts. Sleep
mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the
CPU.
2. Clearing by
RES pin
Setting the
RES pin level low selects the reset state. After the stipulated reset input duration,
driving the
RES pin high makes the CPU start the reset exception processing.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com