PSD4235G2 datasheet(13/93 Pages) STMICROELECTRONICS

13 / 93 page

PSD4000 Series

Preliminary Information

Pin*

(TQFP

Pin Name Pkg.)

Type

Description

PE1

I/O

Port E, PE1. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. TCK input for JTAG/ISP interface (Schmidt Trigger).

PE2

I/O

Port E, PE2. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. TDI input for JTAG/ISP interface.

PE3

I/O

Port E, PE3. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. TDO output for JTAG/ISP interface.

PE4

I/O

Port E, PE4. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. TSTAT output for the ISP interface.

4. Rdy/Bsy — for in-circuit Parallel Programming.

PE5

I/O

Port E, PE5. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. TERR active low output for ISP interface.

PE6

I/O

Port E, PE6. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. Vstby — SRAM standby voltage input for battery

backup SRAM

PE7

I/O

Port E, PE7. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address output.

3. Vbaton — battery backup indicator output. Goes high when

power is drawn from an external battery.

PF0-PF7

31-38

I/O

Port F, PF0-7. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Input to the PLD.

3. Latched address outputs.

4. As address A1-3 inputs in 80C51XA mode (PF0 is grounded)

5. As data bus port (D0-7) in non-multiplexed bus configuration

6. MCU reset mode.

PG0-PG7 21-28

I/O

Port G, PG0-7. This port is pin configurable and has multiple

CMOS

functions:

or Open

1. MCU I/O — standard output or input port.

Drain

2. Latched address outputs.

3. As data bus port (D8-15) in non-multiplexed bus configuration.

4. MCU reset mode.

GND

8,30,

49,50,

VCC

9,29,

Table 5.

PSD4000

Descriptions

(cont.)

PSD4235G2 数据表(PDF) 13 Page - STMicroelectronics

PSD4235G2 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载

链接网址

PSD4235G2 数据表(PDF) 13 Page - STMicroelectronics

PSD4235G2 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表 下载

链接网址

数据表下载