AD5667BCPZ-R2 datasheet(26/32 Pages) AD

26 / 32 page

AD5627R/AD5647R/AD5667R, AD5627/AD5667

Rev. 0 | Page 26 of 32

POWER-ON RESET AND SOFTWARE RESET

The AD56x7R/AD56x7 contain a power-on reset circuit that

controls the output voltage during power-up. The device powers

up to 0 V and the output remains powered up at this level until

a valid write sequence is made to the DAC. This is useful in

applications where it is important to know the state of the

output of the DAC while it is in the process of powering up. Any

events on LDAC or CLR during power-on reset are ignored.

There is also a software reset function. Command 101 is the

software reset command. The software reset command contains

two reset modes that are software programmable by setting Bit

DB0 in the input shift register.

Table 12 shows how the state of the bit corresponds to the

software reset modes of operation of the devices. Figure 64

shows the contents of the input shift register during the

software reset mode of operation.

Table 12. Software Reset Modes for the AD56x7R/AD56x7

DB0

Registers reset to zero

DAC register

Input shift register

1 (Power-On Reset)

DAC register

Input shift register

LDAC register

Power-down register

Internal reference setup register

CLEAR PIN (CLR)

The AD56x7R/AD56x7 has an asynchronous clear input. The

CLR input is falling-edge sensitive. While CLR is low, all LDAC

pulses are ignored. When CLR is activated, zero scale is loaded

to all input and DAC registers. This clears the output to 0 V. The

part exits clear code mode on the on the falling edge of the 9th

clock pulse of the last byte of valid write. If CLR is activated

during a write sequence, the write is aborted. If CLR is activated

during high speed mode, the part exits high speed mode to

standard/fast mode.

INTERNAL REFERENCE SETUP (R VERSIONS)

The on-chip reference is off at power-up by default. It can be

turned on by sending the reference setup command (111) and

setting DB0 in the input shift register. Table 13 shows how the

state of the bit corresponds to the mode of operation. See Figure 66

for the contents of the input shift register during the internal

reference setup command.

Table 13. Reference Setup Command

DB0

Action

Internal reference off (default)

Internal reference on

DB15 DB14 DB13 DB12 DB11 DB10

DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

DB0

RST

COMMAND

DAC ADDRESS

(DON’T CARE)

DON’T CARE

Figure 64. Software Reset Command

DB15 DB14 DB13 DB12 DB11 DB10

DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

DB0

PD1

PD0

DACB DACA

COMMAND

DAC ADDRESS

(DON’T CARE)

DON’T CARE

POWER-

DOWN MODE DON’T CARE

DAC SELECT

(1 = DAC SELECTED)

Figure 65. Power Up/Down Command

DB15 DB14 DB13 DB12 DB11 DB10

DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

DB0

REF

COMMAND

DAC ADDRESS

(DON’T CARE)

DON’T CARE

Figure 66. Reference Setup Command

AD5667BCPZ-R2 数据表(PDF) 26 Page - Analog Devices

AD5667BCPZ-R2 数据表(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载

链接网址

AD5667BCPZ-R2 数据表(PDF) 26 Page - Analog Devices

AD5667BCPZ-R2 数据表(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表 下载

链接网址

数据表下载