P89LPC954 datasheet(32/69 Pages) NXP

32 / 69 page

P89LPC952_954_4

Product data sheet

Rev. 04 — 24 July 2008

32 of 69

NXP Semiconductors

P89LPC952/954

8-bit microcontroller with 10-bit ADC

7.16 Reset

The P1.5/RST pin can function as either a digital input (P1.5), an active-LOW reset input

with an internal pull-up, a bidirectional reset input/output (open drain output with an

internal pull-up), or as push-pull reset output. These modes are selected by the RPE

(Reset Pin Enable) bit in UCFG1 and the RPE1 (Reset Pin Enable 1) bit in UCFG2.

Remark: During a power-up sequence, the RPE and RPE1 selection is overridden and

this pin always functions as a reset input. An external circuit connected to this pin

should not hold this pin LOW during a power-on sequence as this will keep the

device in reset. After power-up this pin will function as deﬁned by the RPE and RPE1

bits. Only a power-up reset will temporarily override the selection deﬁned by RPE and

RPE1 bits. Other sources of reset will not override the RPE and RPE1 bits.

Remark: During a power cycle, VDD must fall below VPOR before power is reapplied, in

order to ensure a power-on reset (see Table 11 “Static characteristics” on page 51).

Remark: When using an oscillator frequency above 12 MHz, the reset input function of

P1.5 must be enabled. An external circuit is required to hold the device in reset at

power-up until VDD has reached its speciﬁed level. When system power is removed VDD

will fall below the minimum speciﬁed operating voltage. When using an oscillator

frequency above 12 MHz, in some applications, an external brownout detect circuit may

be required to hold the device in reset when VDD falls below the minimum speciﬁed

operating voltage.

Reset can be triggered from the following sources:

• External reset pin (during power-up or if user conﬁgured via UCFG1, UCGF2);

• Power-on detect;

• Brownout detect;

• Watchdog timer;

• Software reset;

• UART break character detect reset.

For every reset source, there is a ﬂag in the Reset Register, RSTSRC. The user can read

this register to determine the most recent reset source. These ﬂag bits can be cleared in

software by writing a ‘0’ to the corresponding bit. More than one ﬂag bit may be set:

• During a power-on reset, both POF and BOF are set but the other ﬂag bits are

cleared.

• For any other reset, previously set ﬂag bits that have not been cleared will remain set.

Table 8.

Reset pin modes

P1.5/RST mode

RPE1 (UCFG2.0) RPE (UCFG1.6)

General purpose input

Reset input with pull-up

Bidirectional reset input/output (open drain with pull-up)

Reset output

P89LPC954 数据表(PDF) 32 Page - NXP Semiconductors

P89LPC954 数据表(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载